

COL215: Help session: HW assignment 2

Naman Jain

SIT, Indian Institute of Technology

1. Assignment overview
2. Image basics
3. ROM/RAM read/write
4. Image gradient
5. VGA controller
6. Common Vivado errors

Assignment overview


Assignment overview

- Module 1: Reading and Writing from ROM/RAM
- Module 2: Calculating the image gradient pixelwise
- Module 3: Displaying the Output Image

read only memory
↓
I/p image
→ RWM
↓
read write memory
O/p image

Image basics

Image basics



0 - 255
(8-bit unsigned int)

2D array/
mat
256x256
↓
gray scale
image

$i, j-1 \rightarrow$
 $i, j \rightarrow$
 $i, j+1 \rightarrow$

256x256
2D array

$-3 \rightarrow -2$ $< 0 \ 255 >$
0

256 256 \rightarrow 255


ROM/RAM read/write

ROM/RAM basics

- Storage elements in the FPGA
- Contiguous form of storage, read and write occur synchronously. At a time, you can perform one read or write operation.

Table 1: RAM/ROM in table form

Index (decimal address)	Value (8 bit decimal data)
0	255
1	80
10	16
100	4
.	.
.	.
16383	0



11

16384


memory

V-25T

A 1-D



ROM/RAM basics



ROM/RAM basics

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

```
-- Stimulus process, copying content from ROM to RAM
```

```
-- enabling write mode for RAM
```

```
wr <= "1";
```

```
stim_proc: process (clk)
```

```
begin
```

```
if (i < 16384) then
```

```
if(rising_edge(clk)) then
```

```
if (wr_comp = 0) then
```

```
address <= std_logic_vector(to_unsigned(i, 14));
```

```
--increment the address
```

```
i <= i + 1;
```

```
wr_comp <= wr_comp + 1;
```

```
elsif (wr_comp = 1) then
```

```
wr_comp <= wr_comp + 1;
```

```
elsif (wr_comp = 2) then
```

```
wr_comp <= 0;
```

```
end if;
```

```
end if;
```

```
end if;
```

```
end process;
```

port / portmap



16384

wr_comp = 0
0 → 16383

0 1 2
3 clock delay

integer
2 → 10

4 → 100

5 → 101

clk = 100MHz

Read > 0

0101



Image gradient

Image gradient operation

1	-2	1
---	----	---

$i, j-1$	i, j	$i, j+1$
----------	--------	----------

1

$tmp = 0$

2

$tmp += p \times 1 \Rightarrow$

3


$tmp += b2 \times (-2)$

$tmp += b3 \times 1$

Output = tmp

Accumulate three pixel values
to get the output pixel


\Rightarrow Three read operations on
ROM





Accumulator

Image gradient

Sample code for understanding



```
1 tmp := 0
2 -- Stimulus process, to accumulate the contents
3 stim_proc: process (clk, enable)
4 begin
5     if (enable = 1) then
6         if (rising_edge(clk)) then
7             tmp <= tmp + pixel_value
8         end if;
9     else
10        tmp <= std_logic_vector(0);
11    end if;
12 end process;
13
14 Output_pixel <= tmp;
```



VGA controller

Refer to assignment handout

Common Vivado errors

- Error 1: Poor placement for routing between an IO pin and BUFG
- Error 2: Rule violation (MDRV-1) Multiple Driver Nets
- Error 3: Rule violation (LUTLP-1) Combinatorial Loop

Error: Poor placement

```
1  entity poor_placement is
2      Port (
3          clk: IN std_logic;
4          sw: IN std_logic_vector(13 downto 0);
5          led: OUT std_logic_vector(1 downto 0)
6      );
7  end poor_placement;
8
9  architecture Behavioral of poor_placement is
10     signal i: integer := 0;
11 begin
12     led <= std_logic_vector(to_unsigned(i, 2));
13     sample: process (clk, sw(0))
14     begin
15         if(rising_edge(sw(0))) then
16             i <= i + 1;
17         end if;
18         -- if(rising_edge(clk)) then
19         --     if (sw(0) = '1') then
20         --         i <= i + 1;
21         --     end if;
22         -- end if;
23     end process;
24 end Behavioral;
```

*sw(0) input
is async*

Error: Poor placement

Implementation (3 errors)


Place Design (3 errors)

- ❌ **Place 30-574** Poor placement for routing between an IO pin and BUFQ. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sw_BUFQ] >

sw_BUFQ[0].inst (BUFQ.0) is locked to IOB_X0Y11
and sw_BUFQ[0].inst (BUFQ.1) is provisionally placed by clockplacer on BUFQCTRL_X0Y0

Error: Multiple Driver nets

```
1  architecture Behavioral of poor_placement is
2
3  signal i: integer := 0;
4  begin
5      led <= std_logic_vector(to_unsigned(i, 2));
6      sample: process (clk, sw(0))
7      begin
8          if(rising_edge(clk)) then
9              if (sw(0) = '1') then
10                 i <= i + 1;
11             end if;
12         end if;
13     end process;
14     sample2: process (clk)
15     begin
16         if(rising_edge(clk)) then
17             i <= i + 2;
18         end if;
19     end process;
20 end Behavioral;
```




Error: Multiple driver net

Net (1 error)


[DRC MDRV-1] Multiple Driver Nets: Net led_OBUF[1] has multiple drivers: i_reg[1]_0/Q, and i_reg[1]/Q.

[Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.



Error: Combinatorial Loop

```
1
2  architecture Behavioral of poor_placement is
3  signal i: integer := 0;
4  signal j, k: std_logic := '0';
5  begin
6      j <= sw(0) and sw(1) and j;
7      led(0) <= j;
8      --j <= sw(0) and sw(1);
9
10     --sample3: process(clk)
11     --begin
12     --    if (rising_edge(clk)) then
13     --        k <= j;
14     --    end if;
15     --end process;
16     --led(0) <= j and k
17 end Behavioral;
```



Error: Combinatorial Loop

