COL215: Help session: HW assignment 2

Naman Jain

SIT, Indian Institute of Technology

Overview

- 1. Assignment overview
- 2. Image basics
- 3. ROM/RAM read/write
- 4. Image gradient
- 5. VGA controller
- 6. Common Vivado errors

Assignment overview

Assignment overview





Image basics

Image basics




3


ROM/RAM read/write

ROM/RAM basics

- Storage elements in the FPGA
- Contagious form of storage, read and write occur synchronously. At a time, you can perform one read or write operation.



ROM/RAM basics Value andder Troput , oddr -> dota 0x02



ROM/RAM basics





Image gradient

Image gradient operation

1 -2 1 Ac	to get the output pinel
	Three read operations on.
b2 tmp += pl x1 => tmp += b2 x(2)	Read value from Rom
1 mp += 13×1	if week pixel done
output = +mb	(Write value to RAM)
	Accumulator

Image gradient



VGA controller



Refer to assignment handout

Common Vivado errors

Error overview

- Error 1: Poor placement for routing between an IO pin and BUFG
- Error 2: Rule violation (MDRV-1) Multiple Driver Nets
- Error 3: Rule violation (LUTLP-1) Combinatorial Loop

Error: Poor placement

```
1
                 entity poor_placement is
                   Port (
 2
                     clk: IN std_logic;
 3
                     sw: IN std_logic_vector(13 downto 0);
 4
                     led: OUT std_logic_vector(1 downto 0)
                   );
 6
                 end poor_placement;
 7
 8
                 architecture Behavioral of poor_placement is
10
                 signal i: integer := 0;
                 begin
11
                     led <= std_logic_vector(to_unsigned(i, 2));</pre>
12
                     sample: process (clk) (sw(0))
                                                                sw(o) whit
13
                     begin
14
                         if(rising_edge(sw(0))) then
15
                             i <= i + 1;
16
17
                         end if:
                           if(rising_edge(clk)) then
18
                               if (sw(0) = '1') then
19
                                   i \le i + 1:
20
                               end if:
21
                           end if:
22
                     end process;
23
                 end Behavioral;
24
```

Error: Poor placement



Error: Multiple Driver nets

```
architecture Behavioral of poor_placement is
 2
 3
                  signal i: integer := 0;
                 begin
 4
                      led <= std_logic_vector(to_unsigned(i, 2));</pre>
 5
                      sample: process (clk,)sw(0))
 6
                      begin
                          if (rising_edge(clk)) then
 8
                               if (sw(0) = '1') then
 9
                                   i <= i + 1;
10
11
                               end if:
12
                          end if:
                      end process;
13
                      sample2: process
14
                      begin
15
                          if(rising_edge(clk)
                                                 then
16
17
18
                      end process;
19
                  end Behavioral;
20
```

Error: Multiple driver net



Error: Combinatorial Loop

```
1
                  architecture Behavioral of poor_placement is
 2
                  signal i: integer := 0;
 3
                  signal j, k: std_logic := '0';
 4
                 begin
 5
 6
                      j \le sw(0) and sw(1) and j;
                      led(0) \le j;
                      --j \le sw(0) \text{ and } sw(1);
 8
 9
                      --sample3: process(clk)
10
                      --beain
11
                           if (rising_edge(clk)) then
12
13
                             end it;
14
15
                      --end process;
                      --led(0) \le j \ and \ k
16
                  end Behavioral;
17
```

Error: Combinatorial Loop