

# COL215: Help session: HW assignment 2

---

Naman Jain

SIT, Indian Institute of Technology

1. VGA overview
2. Timings
3. VHDL modules

## VGA overview

---

# Display timings: CRT monitors



CRT Cathode Ray display



LCD LED  
OLED

Display timings  
Standard (VESA group)


720p →  
1080p →




640x480@60Hz

60 frames per  
seconds

# Display timing basics



# Display timing basics



# Timings

---

# Display timings

**Table 1:** 640x480@60


Parameter	Value
Pixel clock	25 MHz
HSYNC	96 pixels
HBACK	48 pixels
HFRONT	16 pixels
HACTIVE	640 pixels
VSYNC	2 lines
VBACK	33 lines
VFRONT	10 lines
VACTIVE	480 lines

Fps P

define based  
on VESA  
group standards



# Display timings




10 pixels  
are displayed

pixel clock (time to display one pixel)



controller  $\rightarrow$  keep track of count of pixels in  
one lines + one frame

$H_{cnt}$   $V_{cnt}$  (line)  
count



# Pixel clock calculation

Total number of pixels in one horizontal line (active+blanking) will be :

$$HTOT = HACTIVE + HBACK + HFRONT + HSYNC$$

$$800 = 640 + 48 + 16 + 96$$

Total number of lines in one frame will be :

$$VTOT = VACTIVE + VBACK + VFRONT + VSYNG$$

$$525 = 480 + 33 + 10 + 2$$

Total number of pixels in one frame are, **420000** to be displayed in fixed amount of time that is **16.66 ms** (60 Hz or 60 frames per seconds).

Thus, time period for the clock for one pixel will be (25.2 MHz):

$$420000 * 60 = 25200000$$

tolerance  $\leftrightarrow$  [25 MHz]


8 parameters  
+  
FPS

freq pixel clk

## VHDL modules

---

# Modules in VGA controller




## Modules in VGA controller

---

# Output Signals from FPGA to Monitor

Bay 3

FPGA → VGA



Pin 1: Red  
Pin 2: Grn  
Pin 3: Blue  
Pin 13: HS  
Pin 14: VS  
Pin 5: GND  
Pin 6: Red GND  
Pin 7: Grn GND  
Pin 8: Blu GND  
Pin 10: Sync GND


pixel  
current

$(R, G, B)$

$= \binom{1}{4} + \binom{1}{4} + \binom{1}{4}$

$2^4 \times 2^4 \times 2^4$

colours



Artix-7 Display  
Unit

example

$R = G = B$

4 bits

8 bit magnitud

MSB 4 bits



colour:  $2^4$  16 colour

palette




unpage RAM

# Output Signals from FPGA to Monitor





# Extra





# Extra



→ Hsync  
process1(Hcnt)  
→ Vsync  
2(Vcnt)  
process3(clb, Hcnt, Vcnt)  
 $D < Hcnt \& Vcnt < Active$   
(send image  
data.)