BÁO CÁO LAB 3A

Lớp L04 - nhóm 7

STT	Họ và tên	MSSV
1	Nguyễn Trường Thịnh	2110564
2	Phạm Hồng My Sa	2112173
3	Nguyễn Tấn Hào	2013053
4	Danh Sơn Hà	2013037

Step 1: Prepare your RTL and put to below path ./Genus_BoundFlasher/RTL/ Step 2: Prepare constraints as below at

```
[l04group7@ktmt ~]$ cd vlsi/2013053/work/synthesis_env
[l04group7@ktmt synthesis_env]$ vi ./Genus_BoundFlasher/constraints/bound_flasher_gate.sdc
```

File bound flasher gate.sdc

```
# Set the current design
current_design bound_flasher

create_clock -name "clk" -add -period 1.5 -waveform {0.0 0.75} [get_ports clk]

set_input_delay -clock [get_clocks clk] -add_delay 0.75 [get_ports flick]
set_input_delay -clock [get_clocks clk] -add_delay 0.75 [get_ports rst_n]
set_output_delay -clock [get_clocks clk] -add_delay 0.75 [get_ports LED ]

set_max_fanout 15.000 [current_design]
set_max_transition 1.2 [current_design]
```

Step 3: Modify environment a bit to map current design

[l04group7@ktmt synthesis env]\$ vi ./Genus BoundFlasher/LAB1/run.tcl

File run tcl:

```
## Load Design
read hdl "bound flasher.v"
#read_hdl " pllclk.v accum_stat.v alu_32.v arb.v data_bus_mach.v data_sample_mux
elaborate $DESIGN
## Constraints Setup
read_sdc ../constraints/bound_flasher_gate.sdc
## Optimize Netlist
## Uncomment to remove assigns & insert tiehilo cells during Incremental synthes
set_db / .syn_opt_effort $MAP_OPT_EFF
syn_opt
write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
report summary -directory $ REPORTS PATH
puts "Runtime & Memory after 'syn opt'"
time info OPT
write_snapshot -outdir $_REPORTS_PATH -tag final
```

report_summary -directory \$_REPORTS_PATH
write_hdl > \${_OUTPUTS_PATH}/\${DESIGN}_m.v

Step 4: Source Genus & license files. Then, execute Synthesis

```
[l04group7@ktmt ~]$ cd /home/share_file/cadence
[l04group7@ktmt cadence]$ source add_path
[l04group7@ktmt cadence]$ source add_license
[l04group7@ktmt cadence]$ cd -
/home/l04group7
[l04group7@ktmt ~]$ cd vlsi/2013053/work/synthesis_env
[l04group7@ktmt synthesis_env]$ cd Genus_BoundFlasher/LAB1
[l04group7@ktmt LAB1]$ genus -f run.tcl | tee -i sync.log
```

Step 5: Check synthesis Log file to confirm no "Error" occur

[l04group7@ktmt LAB1]\$ vi sync.log

File sync.log

```
Info
        : An output library pin lacks a function attribute. [LBR-41]
         : Output pin 'CDK_R512x16/ROM_OUT[15]' has no function.
Warning : Libcell has no area attribute. Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK S128x16/CDK S128x16'.
Info
        : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK S128x16/DATA OUT[0]' has no function.
        : An output library pin lacks a function attribute. [LBR-41] : Output pin 'CDK_S128x16/DATA_OUT[1]' has no function.
Info
        : An output library pin lacks a function attribute. [LBR-41] : Output pin 'CDK_S128x16/DATA_OUT[2]' has no function.
Info
: Assigning 0 area to library cell 'CDK S256x16/CDK S256x16'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
: Assigning 0 area to library cell 'pll/pll'.

Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
        : Ignoring specified timing sense. [LBR-170]
Info
        : The 'timing sense' definition 'positive unate' for library pin 'TLATNS
RX4/Q' is ignored.
        : Timing sense should never be set with 'rising edge' or 'falling edge'
timing type.
                                                                   202,1
                                                                                    5%
```

Step 6: Check Synthesis Report

```
[l04group7@ktmt LAB1]$ vi reports_Apr13-17:17:42/final_area.rpt [l04group7@ktmt LAB1]$ vi reports_Apr13-17:17:42/final_qor.rpt [l04group7@ktmt LAB1]$ vi reports_Apr13-17:17:42/final_time.rpt
```

File final area.rpt

```
Genus(TM) Synthesis Solution 19.13-s073_1
 Generated by:
                         Apr 13 2024 05:17:56 pm
 Generated on:
 Module:
                         bound flasher
 Technology libraries:
                         slow 1v0
                         0.0 Ila
                         CDK S128x16 0.0
                         CDK S256x16 0.0
                         CDK R512x16 0.0
                         physical cells
 Operating conditions:
                         slow
 Interconnect mode:
                         global
 Area mode:
                         physical library
             Module Cell Count Cell Area Net Area
  Instance
                                                       Total Area
ound flasher
                            164
                                    521.516
                                             184.072
                                                           705.588
```

File final qor.rpt

```
Timing

Clock Period

Clock 1500.0

Cost Critical Violating
Group Path Slack TNS Paths

Clk 0.3 0.0 0

default No paths 0.0

Total 0.0 0

Instance Count

Peaf Instance Count 164
Physical Instance count 0
Sequential Instance Count 13
Combinational Instance Count 151
```

File final time.rpt

```
Generated by: Genus(TM) Synthesis Solution 19.13-s073_1
Generated on: Apr 13 2024 05:17:56 pm
bound_flasher
  Operating conditions: slow
  Interconnect mode:
                             global
  Area mode:
                             physical library
Path 1: MET (0 ps) Setup Check with Pin N_reg[4]/CK->D
           Group: clk
     Startpoint: (R) state_reg[1]/CK
           Clock: (R) clk
        Endpoint: (R) N reg[4]/D
           Clock: (R) clk
                                      Launch
                       Capture
       Clock Edge:+ 1500 0
Src Latency:+ 0 0
Net Latency:+ 0 (I) 0
Arrival:= 1500 0
                                         0
0 (I)
              Setup:-
                          123
                                                                        19,1
                                                                                        Top
```

Step 7: Prepare script to load NETLIST

```
[l04group7@ktmt RTL]$ cd /home/share_file/cadence
[l04group7@ktmt cadence]$ source add_path
[l04group7@ktmt cadence]$ source add_license
[l04group7@ktmt cadence]$ cd -
/home/l04group7/vlsi/2013053/work/synthesis_env/Genus_BoundFlasher/RTL
[l04group7@ktmt RTL]$ cd
[l04group7@ktmt ~]$ cd vlsi/2013053/work/synthesis_env/Genus_BoundFlasher/LAB1
[l04group7@ktmt LAB1]$ genus -f gui.tcl -gui
```

Netlist:

