



1) We want to design a circuit that input two 2-bit unsigned numbers, and output a 3-bit signed number that represents the difference between the two input numbers (i.e., it is the result of the first number minus the second number). Derive the truth table, write the Boolean equation in sum of products form, and simplifying it with Karnaugh Maps. Write the simplified Boolean equation. Draw the simplified circuit with only 2-input AND, 2-input OR and NOT gates.







We want to design a circuit that input two 2-bit unsigned numbers, and output a 3-bit signed number that represents the difference between the two input numbers (i.e., it is the result of the first number minus the second number). Derive the truth table, write the Boolean equation in sum of products form, and simplifying it with Karnaugh Maps. Write the simplified Boolean equation. Draw the simplified circuit with only 2-input AND, 2-input OR and NOT gates.





- Design a circuit that input a 3-bit number. The circuit outputs a 1 if the input number is larger than or equal to 3. Otherwise, it output a 0.
 - a. Derive the truth table of the circuit, write the Boolean equation in sum of products form, and simplifying it with <u>Karnaugh</u> Maps. Write the simplified Boolean equation, and draw the simplified circuit with only 2-input AND, 2-input OR and NOT gates.





b. Write the Verilog module of the circuit with ① gate level description, ②Boolean equation description with Continuous Assignment, i.e. with "assign" statement, ③ behavior level description with "always" and "if-else" statement, ④ behavior level description with "always" and "case" statement.

```
①使用门级电路
                         ②使用 assign 语句
                                                     ③使用 always 语句和 if-else 语句
                                                                                         ④使用 always 语句和 case 语句
module comparer(
                         module comparer(
                                                     module comparer(
                                                                                         module comparer(
                             input [2:0] X,
                                                          input [2:0] X,
                                                                                             input [2:0] X,
    input [2:0] X,
                             output Y
                                                          output reg Y
                                                                                             output reg Y
    output Y
                                                          );
                             );
    );
                         assign Y=X[2]|(X[1]&X[0]);
                                                     always@(*) begin
                                                                                         always@(*)
                                                                                                     begin
    wire out;
                         endmodule
                                                     if(X[2]|(X[1]&X[0])==1)
                                                                                         case(X[2]|(X[1]&X[0]))
and i0(out,X[1],X[0]);
                                                     Y=1;
                                                                                         1'b1:Y=1;
or i1(Y,out,X[2]);
                                                                                         1'b0:Y=0; endcase
endmodule
                                                     else
                                                                                         end
                                                     Y=0; end
                                                                                         endmodule
                                                     endmodule
```

3) We want to design a circuit that input 6-bit number. The circuit with output a 1 if the input number is larger than or equal to 27 (hint: 27₍₁₀₎=011011₍₂₎). Write the verilog module of this circuit by using the verilog module of problem 2) and AND/OR/NOT gates in a Hierarchy form. Validate your design in your Basys3 board.

```
设计源代码:
module topcomparer(
input [5:0] X,
output Y
);
wire out1,out2,out3;
comparer c1(X[5:3],out1);
comparer c2(X[2:0],out2);
and(out3,out1,out2);
or(Y,out3,X[5]);
endmodule
```