





Lab 7: General Microprocessor Lab – Verifying EC-1←

(2 hours)←

[®] Goal⊢

To verify the design of EC-1. \leftarrow

[®] Procedure

1) For the EC-1 microprocessor, implement the <u>datapath</u> circuit and FSM circuit separately in Verilog module, connect them together by using a top module, and implement it in your Basys3 board. Note that you need to put the compiled assemble code, i.e., the binary executable code in the ROM in your <u>datapath</u> circuit to run the program in the microprocessor. Connect the switches in board to your input pin, and connect the output pin to a LED.









通用微处理器设计的一般流程

- 1、定义处理器的指令集(即微处理器支持什么操作)
- 2、设计出能满足指令集需求的数据通路
- 3、设计控制单元:状态机和控制字输出
- 4、数据通路+控制单元形成完整的通用微处理器









1、指令集:

Instruction	Encoding	Operation	Comment
IN A	011 ×××××	$A \leftarrow Input$	Input to A
OUT A	100 ×××××	$Output \leftarrow A$	Output from A
DEC A	101 ×××××	$A \leftarrow A - 1$	Decrement A
JNZ address	110×aaaa	IF $(A != 0)$ THEN $PC = aaaa$	Jump to address if A is not zero
HALT	111 ×××××	Halt	Halt execution

PC: 程序指针, 记录下一条要 执行的指令所 在内存单元的 地址

操作的数

Notations: A=accumulator PC=program counter AAAA=four bits specifying a memory address










2、数据通路:

取指译指令



INA


OUT A

DECA

JNZ

address

HALT












3、状态转换:



Instruction	Enc	ncoding		
IN A	011	×××××		
OUT A	100	xxxx		
DEC A	101	××××		
JNZ	110	×aaaa		
address				
HALT	111	××××		










3、控制字输出



Control Word	State Q ₂ Q ₁ Q ₀	IRload	PCload	INmux	Aload	JNZmux	OutE	Halt
1	000 Fetch	1	1	0	0	0	0	0
2	001 Decode	0	0	0	0	0	0	0
3	011 Input	0	0	1	1	0	0	0
4	100 Output	0	0	0	0	0	1	0
5	101 Dec	0	0	0	1	0	0	0
6	110 Jnz	0	IF (A ≠ 0) THEN 1 ELSE 0	0	0	1	0	0
7	111 Halt	0	0	0	0	0	0	1










4、数据通路+控制单元



完成简易通用处理器的设计









5、用指令集的指令,实现一段代码

IN A
OUT A
DEC A
JNZ
address
HALT

INA

LOOP:OUT A

DEC A

JNZ LOOP

HALT

代码功能:输入一个A, A自减至0








ROM:

程序存到ROM里

IN A
LOOP:OUT A
DEC A
JNZ LOOP
HALT



```
instruction
memory
           encoding
address
           01100000;
0000
                        -- IN A
0001
           10000000;
                        -- OUT A
0010
           10100000;
                        -- DEC A
           11000001:
0011
                        -- JNZ loop
0100
           11111111;
                           HALT
```

```
module ROM_register(
  input [3:0] ina,
  output reg [7:0] out
  );

always @(*) begin
  case (ina)
    4' b0000: out <= 8' b011000000;
    4' b0001: out <= 8' b100000000;
    4' b0010: out <= 8' b101000000;
    4' b0011: out <= 8' b111000001;
    4' b0100: out <= 8' b11111111;
    default: out <= 8' bzzzzzzzzz;
    endcase
  end
endmodule</pre>
```

Instruction	Encoding			
IN A	011	×××××		
OUT A	100	xxxx		
DEC A	101	××××		
JNZ address	110	×aaaa		
HALT	111	××××		









顶层代码

```
module EC1(
    input [7:0] A,
    input clk, reset,
    output [7:0] 1ed,
    output H
    );
    wire clk_2s;
    clk div divl(.clk(clk), .reset(reset), .clk 2s(clk 2s));
    wire IRload, JNZmux, PCload, INmux, Aload, OutE;
    wire AnotZero;
    wire [2:0] IR OpWord;
    Datapath d1(.clk(c1k_2s),.reset(reset), .IRload(IRload),.JNZmux(JNZmux), .PCload(PCload),
                 . INmux (INmux), . Aload (Aload), . OutE (OutE), . A(A), . IR_OpWord (IR_OpWord),
                 . AnotZero(AnotZero), . led(led), . H(H));
    Control c1(.c1k(c1k_2s), .reset(reset), .IR_OpWord(IR_OpWord), .AnotZero(AnotZero),
            . IRload(IRload), . JNZmux(JNZmux), . PCload(PCload), . INmux(INmux), . Aload(Aload),
            . OutE (OutE));
endmodule
```











```
module Datapath(
```

```
input c1k, reset, IRload, JNZmux, PCload, INmux, Aload, OutE,
   input [7:0] A,
   output [2:0] IR OpWord,
   output AnotZero,
   output [7:0] 1ed,
   output H
   ):
   wire [3:0] IR_o, Increment_o, mux2_4bit_o ,PC_o;
   wire [7:0] ROM_o, mux2_8bit_o, A_o, decrement_o;
   IR Register r1(.ina(ROM_o), .load(IR1oad), .reset(reset), .clk(clk), .OpWord(IR_OpWord), .OpNum(IR_o));
   mux2_4bit m1(.ina(IR_o), .inb(Increment_o), .JNZmux(JNZmux), .out(mux2_4bit_o));
   PC register r2(.ina(mux2 4bit o), .load(PCload), .reset(reset), .clk(clk), .out(PC o));
   Increment i1(.ina(PC o), .out(Increment o)):
   ROM register r3(.ina(PC o), .out(ROM o));
   mux2_8bit m2(.ina(A), .inb(decrement_o), .INmux(INmux), .out(mux2_8bit_o));
   A register r4(.ina(mux2 8bit o), .load(Aload), .clk(clk), .reset(reset), .out(A o));
   decrement d1(.ina(A_o), .out(decrement_o));
   assign AnotZero = A o != 0? 1:0;
   assign H = A_o == 0.1:0;
   Triger t1(.ina(A o), .OutE(OutE), .out(1ed));
endmodule
```







控制单元

```
module Control(
    input clk, reset,
    input [2:0] IR_OpWord,
    input AnotZero,
   output reg IRload, JNZmux, PCload, INmux, Aload, OutE
    parameter FETCH = 0 ; parameter DECODE = 1; parameter INPUT = 2;
    parameter OUTPUT = 3; parameter DEC = 4; parameter JNZ = 5;
    parameter HALT = 6:
    reg [2:0] state, next state:
    always @(posedge clk or posedge reset) begin
       if (reset) begin
           state <= FETCH:
        end
       e1se
           state <= next state:
    end
```

end endmodule

```
always @(*) begin
            case (state)
                 FETCH: next_state = DECODE;
                DECODE: if (IR OpWord == 3'b011) next state = INPUT:
                          else if (IR OpWord == 3'b100) next state = OUTPUT;
                          else if(IR_OpWord == 3'b101) next_state = DEC;
                          else if (IR OpWord == 3'b110) next state = JNZ:
                          else if(IR_OpWord == 3'b111) next_state = HALT;
                          else next state = FETCH:
                HALT: next_state = HALT;
                default: next_state <= FETCH;</pre>
            endcase
        end
always @(*) begin
   case (state)
       FETCH: begin IR1oad = 1: PC1oad = 1: INmux = 0: Aload = 0: INZmux = 0: OutE = 0: end
       DECODE: begin IRload = 0: PCload = 0: INmux = 0: Aload = 0: INZmux = 0: OutE = 0: end
       INPUT: begin IR1oad = 0; PC1oad = 0; INmux = 1; Aload = 1; JNZmux = 0; OutE = 0; end
       OUTPUT: begin IRload = 0; PCload = 0; INmux = 0; Aload = 0; JNZmux = 0; OutE = 1; end
       DEC: begin IRload = 0; PCload = 0; INmux = 0; Aload = 1; JNZmux = 0; OutE = 0; end
       JNZ: begin IRload = 0; PCload = AnotZero==1? 1:0; INmux = 0; Aload = 0; JNZmux = 1; OutE = 0; end
       HALT: begin IRload = 0; PCload = 0; INmux = 0; Aload = 0; JNZmux = 0; OutE = 1; end
       default: begin IRload = 1'bz: PCload = 1'bz: INmux = 1'bz: Aload = 1'bz: INZmux = 1'bz: OutE = 1'bz: end
   endcase
```









分频器

```
module clk_div(
    input clk,
    input reset,
   output reg c1k_2s
   reg [31:0] count;
    always @(posedge clk or posedge reset ) begin
       if(reset) begin
            count <= 0; c1k_2s <= 0;
        end
        else if(count == 30000000) begin
            count <= 0; c1k_2s <= ~c1k_2s;
        end
        else count = count+1;
    end
endmodu1e
```









要求:

验收 实验报告



