
## **Interconnection Network**

#### **Recap: Generic Parallel Architecture**

• A generic modern multiprocessor




Node: processor(s), memory system, plus communication assist

- Network interface and communication controller
- Scalable network
- Convergence allows lots of innovation, now within framework
  - Integration of assist with node, what operations, how efficiently...

© C. Xu 2001-2005

#### **Interconnection Networks**


- Static vs Dynamic networks
  - Static: built out of point-to-point communication links between processors (aka direct networks)
    - Usually associated to message passing architectures
    - Examples: completely-/star-connected, linear array, ring, mesh, hypercube
  - Dynamic: built out of links and switches (aka indirect networks)
    - Usually associated to shared address space architectures
    - Examples: crossbar, bus-based, multistage




© C. Xu 2001-2005

3

## Goal: Bandwidth and Latency





Latencies remain reasonable only as long as <u>application BW requirement</u> is much smaller than <u>BW available on machine</u>

© C. Xu 2001-2005

#### **Topological Properties**

- Degree --- number of incident nodes
- *Diameter* --- maximum routing distance
- Bisection bandwidth: sum of bandwidth of smallest set of links that partition the network into two halves
- Routing distance --- number of links on route
- Average distance --- average routing distance over all pairs of nodes
- *Scalability* --- the ability to be modularly expandable with a scaleable performance
- *Partitionable* --- whether a subgraph keeps the same properties
- Symmetric: uniform traffic vs hot-spot
- Fault tolerance


© C. Xu 2001-2005


5

#### **Static Interconnection Networks**


- Completely connected networks
- Star-connected networks
- Linear Array
- Mesh

Hypercube Network






(b)



© C. Xu 2001-2005

## **Linear Arrays and Rings**



Linear Array

Torus

Torus arranged to use short wires


- Linear Array
  - Diameter of an array of size n nodes?
  - Average Distance?
  - Bisection bandwidth?
  - Node labeling and Routing Algorithm:
    - For linear array: next route(myid, src, dest){... ... }
    - For bidirectional rings: ??
- Examples: FDDI, SCI, FiberChannel Arbitrated Loop

© C. Xu 2001-2005

7

#### 2-D Meshes and Tori


- Examples: Intel Paragon (2d mesh), Cray T3D (3d torus)
- For a 2d mesh of size n x n
  - Diameter? Bisection bandwidth? Average Distance?
  - X-Y Routing: Labeling each node in a pair of integers (i,j).
    A message is routed first along the X dimension until it reaches the column of the destination node and then along the Y dimension until it reaches its destination
  - nid route(myid, src, dest) {... ...}







© C. Xu 2001-2005

#### **Multidimensional Meshes and Tori**







- *d*-dimensional array
  - $n = k_{d-1} X ... X k_O nodes$
  - described by *d*-vector of coordinates  $(i_{d-1}, ..., i_{O})$
- d-dimensional k-ary mesh:  $N = k^d$ 
  - $-k = d\sqrt{N}$
  - described by d-vector of radix k coordinate
- *d*-dimensional *k*-ary torus (or *k*-ary *d*-cube)?


© C. Xu 2001-2005

0


## **Hypercubes**

- Also called binary n-cubes. # of nodes =  $N = 2^n$ .
- Degree: n = log N
- Distance O(logN) Hops
- Good bisection BW

• Examples: SGI Origin 2000




© C. Xu 2001-2005



## **E-Cube Routing**

- Dimension-ordered routing (extension of XY routing)
- Deterministic and minimal message routing



**Figure 2.28** Routing a message from node  $P_s$  (010) to node  $P_d$  (111) in a three-dimensional hypercube using E-cube routing.

© C. Xu 2001-2005

#### **Hypercube Properties**

- One node connected to d others
- One bit difference in labels ⇔ direct link
- One hyper can be partitioned in two (d-1) hypers
- The Hamming distance = shortest path length
  - Hamming distance = # of bits that are difference in source and dest (binary addresses of the two nodes) = # of nodes in source xor dest
- Each node address contains d bits
  - fixing k of these bits, the nodes that differ in the remaining (d-k) for a (d-k) subcube of 2<sup>(d-k)</sup> nodes. There are 2<sup>k</sup> such subcubes.

© C. Xu 2001-2005

12

#### K-ary d-cubes

- A k-ary d-cubes is a d-dimensional mesh with k elements along each dimension
  - k is radix, d is dimension
  - built from k-ary (d-1)-cubes by connecting the corresponding processors into a ring
- Some of the other topologies are particular instances of the k-ary d-cubes:
  - A ring of n nodes is a n-ary 1-cube
  - A two-dimensional n x n torus is a n-ary 2-cube

© C. Xu 2001-2005

# **Toplology Summary**


Topology	Degree	Diameter	Ave Dist	Bisection	D (D av	e) @ P=1024
1D Array	2	N-1	N/3	1	huge	
1D Ring	2	N/2	N/4	2		
2D Mesh	4	2 (N <sup>1/2</sup> - 1)	2/3 N <sup>1/2</sup>	$N^{1/2}$	63 (21)	
2D Torus	4	$N^{1/2}$	1/2 N <sup>1/2</sup>	2N <sup>1/2</sup>	32 (16)	
k-ary n-cube	2n	nk/2	nk/4	nk/4	15 (7.5)	@n=3
Hypercube	n =log N	N	n	n/2	N/2	10 (5)

© C. Xu 2001-2005

15

### **Bus-based Networks**


- A bus is a shared communication link, using one set of wires to connect multiple processing elements.
  - Processor/Memory bus, I/O bus
  - Processor/Processor bus
- Very simple concept, its major drawback is that bandwidth does not scale up with the number of processors
  - cache can alleviate problem because reduce traffic to memory



© C. Xu 2001-2005

#### **Crossbar Switching Networks**

- Digital analogous of a switching board
  - allows connection of any of p processors to any of b memory banks
  - Examples: Sun Ultra HPC 1000, Fujitsu VPP 500, Myrinet switch
- Main drawback: complexity grows as P^2
  - too expensive for large p
- Crossbar [Bus] network is the dynamic analogous of the completed [star] network



© C. Xu 2001-2005

17

## **Multistage Interconnection Network**

- Agood compromise between cost and performance
  - More scalable in terms of cost than crossbar, more scalable in terms of performance than bus
  - Popular schemes include omega and butterfly networks





Figure 2.9 The schematic of a typical multistage interconnection network

© C. Xu 2001-2005




## **Routing in Omega Network**

#### Routing algorithm


- At each stage, look at the corresponding bit (starting with the msb) of the source and dest address
- If the bits are the same, messages passes through, otherwiese crossed-over


Example of blocking: either (010 to 111) or (110 to 100) has to wait until link AB is free



© C. Xu 2001-2005

## **Butterflies**







- Tree with lots of roots!
- $N \log N$  (actually  $N/2 \times \log N$ )
- Exactly one route from any source to any destination
- Bisection N/2 vs n (d-1)/d

© C. Xu 2001-2005


21

## **Tree Structures**






• Static vs Dvnamic Trees



© C. Xu 2001-2005

## **Tree Properties**

- Diameter and ave distance logarithmic
  - k-ary tree, height  $d = log_k N$
  - address specified d-vector of radix k coordinates describing path down from root
- Fixed degree
- H-tree space is O(N) with  $O(\sqrt{N})$  long wires
- Bisection BW?
- Fat Tree
  - Example: CM-5





© C. Xu 2001-2005

23

#### **Benes network and Fat Tree**


16-node Benes Network (Unidirectional)





- Back-to-back butterfly can route all permutations
  - off line
- What if you just pick a random mid point? © C. Xu 2001-2005

# **Relationship BttrFlies to Hypercubes**



- Wiring is isomorphic
- Except that Butterfly always takes log n steps

© C. Xu 2001-2005

25

### **Real Machines**


Machine	Topology	Cycle Time (ns)	Channel Width (bits)	Routing Delay (cycles)	Flit (data bits)
nCUBE/2	Hypercube	25	200 (1 <sub>7</sub> / <sub>2</sub> / <sub>2</sub> )	40	32
TMC CM-5	Fat-Tree	25	4	10	4
IBM SP-2	Banyan	25	8	5	16
Intel Paragon	2D Mesh	11.5	16	2	16
Meiko CS-2	Fat-Tree	20	8	7	8
CRAY T3D	3D Torus	6.67	16	2	16
DASH	Torus	30	16	2	16
J-Machine	3D Mesh	31	8	2	8
Monsoon	Butterfly	20	16	2	16
SGI Origin	Hypercube	2.5	20	16	160
Myricom	Arbitrary	6.25	16	50	16

- Wide links, smaller routing delay
- Tremendous variation

© C. Xu 2001-2005

#### **Switches**

- Basic Switch Organization
  - Input ports, output ports, crossbar internal switch, buffer, control



© C. Xu 2001-2005

27


### **Basic Switching Strategies**

- Circuit Switching
  - establish a circuit from source to destination
- Packet Switching
  - Store and Forward (SF)
    - · move entire packet one hop toward destination
    - · buffer till next hop permitted
    - e.g. Internet
  - Virtual Cut-Through and Wormhole
    - pipeline the hops: switch examines the header, decides where to send the message, and then starts forwarding it immediately
    - Virtual Cut-Through: buffer on blockage
    - Wormhole: leave message spread through network on blockage

© C. Xu 2001-2005

### **Store-and-Forward (SF)**

- Performance Model
  - Startup time Ts: the time required to handle a msg at the sending/receiving nodes;
  - Per-hop time Th: the transfer time of the msg header in a link
  - Per-word transfer time Tw: if the link bw is r, then Tw=1/r
- Latency for a message of size *m* words to be transmitted through *l* links:
  - Tcomm = Ts + (mTw + Th)\*l




© C. Xu 2001-2005


29

### **Cut-Through and Wormhole**

- Each message is broken into fixed units called flow control digits (flits)
- Flits contain no routing inforatmion
- They follow the same path established by a header.
- A message of size *m* words traverses *l* links:
  - Tcomm = Ts+ 1\*Th + m \*Tw



© C. Xu 2001-2005



## **Routing**

- Recall: routing algorithm determines
  - which of the possible paths are used as routes
  - how the route is determined
  - R: N x N -> C, which at each switch maps the destination node  ${\bf n_d}$  to the next channel on the route
- Issues:
  - Routing mechanism
    - arithmetic
    - · source-based port select
    - · table driven
    - · general computation
  - Properties of the routes
  - Deadlock free

© C. Xu 2001-2005

## **Routing Mechanism**

- need to select output port for each input packet
  - in a few cycles
- Simple arithmetic in regular topologies
  - ex:  $\Delta x$ ,  $\Delta y$  routing in a grid
    - $\begin{array}{ll} \bullet \ \ west \ (-x) & \Delta x < 0 \\ \bullet \ \ east \ (+x) & \Delta x > 0 \\ \bullet \ \ south \ (-y) & \Delta x = 0, \, \Delta y < 0 \\ \bullet \ \ north \ (+y) & \Delta x = 0, \, \Delta y > 0 \\ \bullet \ \ processor & \Delta x = 0, \, \Delta y = 0 \\ \end{array}$
- Reduce relative address of each dimension in order
  - Dimension-order routing in k-ary d-cubes
  - e-cube routing in n-cube

© C. Xu 2001-2005

22

## **Properties of Routing Algorithms**

- Deterministic
  - route determined by (source, dest), not intermediate state (i.e. traffic)
- Adaptive
  - route influenced by traffic along the way
- Minimal
  - only selects shortest paths
- Deadlock free
  - no traffic pattern can lead to a situation where no packets mover forward

© C. Xu 2001-2005

## **Deadlock-Free Routing**

- How can it arise?
  - necessary conditions:
    - shared resource
    - incrementally allocated
    - non-preemptive
- How do you avoid it?
  - constrain how channel resources are allocated
  - ex: dimension-ordered routing
- How to prove that a routing algorithm is deadlock free

© C. Xu 2001-2005

25


## **Proof Technique**

- resources are logically associated with channels
- messages introduce dependences between resources as they move forward
- need to articulate the possible dependences that can arise between channels
- show that there are no cycles in Channel Dependence Graph
  - find a numbering of channel resources such that every legal route follows a monotonic sequence
  - => no traffic pattern can lead to deadlock
- network need not be acyclic, on channel dependence graph

© C. Xu 2001-2005

# Example: k-ary 2D array

- Theorem: x,y routing is deadlock free
- Numbering




• any routing sequence: x direction, turn, y direction is increasing

© C. Xu 2001-2005

27


# **Breaking deadlock with virtual channels**



© C. Xu 2001-2005

#### **Flow Control**

- Multiple streams trying to use the same link at same time
  - Ethernet/LAN: collision detection and retry after delay
  - TCP/WAN: buffer, drop, adjust rate
  - any solution must adjust to output rate
- Flow control in parallel computers
  - Link-level control: Block in place
  - The dest buffer may not be available to accept transfers; this may cause the buffer at sources to fill and exert back pressure in end-toend flow control.



© C. Xu 2001-2005

39

#### **Network characterization**

Topology

- (what)
- physical interconnection structure of the network graph
- direct vs indirect
- Routing Algorithm
- (which)
- restricts the set of paths that msgs may follow
- Switching Strategy
- (how)
- how data in a msg traverses a route
- circuit switching vs. packet switching
- Flow Control Mechanism
- (when)
- when a msg or portions of it traverse a route
- what happens when traffic is encountered?
- Interplay of all of these determines performance

© C. Xu 2001-2005