## University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

 $\rm EECS151/251A$  - LB, Fall 2018

# Project Specification: RISCV151

## Version 3.0

## Contents

1	$\mathbf{Intr}$	roduction	4
	1.1	Philosophy	4
	1.2	Tentative Deadlines	4
	1.3	General Project Tips	5
2	Che	eckpoints 1 & 2 - Pipelined RISC-V CPU	6
	2.1	Setting up your Code Repository	6
	2.2	Setting up the Vivado Project	7
	2.3	Integrate Designs from Labs	8
	2.4	Relevant Files and Scripts	8
	2.5		10
	2.6	Pipelining	12
	2.7	Hazards	$^{1}$
	2.8	Register File	$^{1}$
	2.9	Block RAMs	$^{13}$
		2.9.1 Initialization	13
		2.9.2 Usage in Simulation	13
		2.9.3 Endianness + Addressing	4
		2.9.4 Reading from Block RAMs	4
			15
	2.10	Memory Architecture	15
		2.10.1 Summary of Memory Access Patterns	15
		2.10.2 Unaligned Memory Accesses	16
			16
		2.10.4 Memory Mapped I/O	17
	2.11		18
		2.11.1 Vivado Simulation	18
		2.11.2 ModelSim Simulation	19
		2.11.3 Integration Testing	19
	2.12		20
	2.13	Assembly Tests	20
	2.14	BIOS and Programming your CPU	21
			22

	2.16	Git
	2.17	Matrix Multiply
	2.18	Protips
	2.19	How to Survive This Checkpoint
	2.20	How To Get Started
		Checkoff
		2.21.1 Checkpoint 1: Block Diagram
		2.21.2 Non-Checkpoint Weeks
		2.21.3 Checkpoint 2: Base RISCV151 System
		2.21.4 Checkpoints 1 & 2 Deliverables Summary
3	Che	eckpoint 3 - I/O Interfacing, FIFOs, I2S Controller 29
	3.1	User I/O Interfacing
		3.1.1 Hookup FIFO to User I/O
		3.1.2 User I/O Test Program
	3.2	Tone Generator Hookup
	J	3.2.1 Testing the Tone Generator
		3.2.2 Music Streamer in Software
	3.3	$ m I^2S$ Controller Hookup
	0.0	3.3.1 I <sup>2</sup> S Controller Integration Testbench
		3.3.2 I <sup>2</sup> S Controller Testing - Tone Program
		3.3.3 I <sup>2</sup> S Controller - Piano Program
	3.4	Checkpoint 3 Deliverables Summary
	CI.	
4		eckpoint 4 - HDMI, Line Accelerator, DRAM  36
	4.1	HDMI
	4.2	Adding Digilent HDMI Buffer/Encoder IP
		4.2.1 Adding a Path to your IP Catalog
	4.0	4.2.2 Adding IP from the IP Catalog
	4.3	Building the Video Controller
		4.3.1 Timing
		4.3.2 Parameters
		4.3.3 Test With a Static Image
	4.4	Frame Buffer
		4.4.1 Block RAM
		4.4.2 Hookup
		4.4.3 Testing
	4.5	Hardware Accelerated Line Drawer
		4.5.1 Line Drawing
		4.5.2 Arbiter
		4.5.3 Hookup + Testing
		4.5.4 Extend Graphics Program
	4.6	DRAM (Optional)
	4.6 4.7 4.8	DRAM (Optional)       42         I²S Visual Piano       42         Checkpoint 4 Deliverables Summary       43

<b>5</b>	Fin	al Checkpoint - Optimization	44
	5.1	Clock Generation Info + Changing Clock Frequency	44
	5.2	Critical Path Identification	44
		5.2.1 Finding Actual Critical Paths	45
	5.3	Optimization Tips	46
6	Opt	timizations, Extra Credit, and Grading	47
	6.1	Grading on Optimization	47
	6.2	Checkpoints	47
	6.3	Style: Organization, Design	47
	6.4	Final Project Report	47
		6.4.1 Report Details	48
	6.5	Extra Credit	
	6.6	Project Grading	
7	Pro	eject Timeline	<b>5</b> 1

## 1 Introduction

The primary goal of this project is to familiarize EECS151/251A students with the methods and tools of digital design. In teams of 2, you will design and implement a complete 3-stage pipelined version of a RISC-V CPU. In addition to this, you will create a (I<sup>2</sup>S) controller that can stream audio samples to a (PMOD) headphone jack from your FPGA board. A functional implementation will be your primary goal. To better expose you to real design decisions and tradeoffs, however, we are requiring that you optimize your design for cost (FPGA resource utilization) and performance (maximizing the Iron Law).

You will use Verilog to implement this system, targeting the Xilinx Pynq platform (a Pynq-Z1 development board with a Zynq 7000-series FPGA). The project will give you experience designing with RTL descriptions, resolving hazards in a simple pipeline, building interfaces, and teach you how to approach system-level optimization.

In tackling these challenges, your first step will be to map our high level specification to a design which can be translated into a hardware implementation. After that, you will produce and debug that implementation. These first steps can potentially take significant time if you have not thought out your design prior to trying implementation. After you have built a working implementation, the next step will be optimizing it for area (cost, resource use) on the target FPGA. You will be expected to produce a relatively minimal circuit, implementing the required functionality, given a clock fixed at a certain frequency. At the end of this second phase (optimization, post implementation), you should have a greater understanding for the development process of digital hardware.

As in previous semesters, your EECS151/251A project is probably the largest project you have faced so far here at Berkeley. Good time management and good design organization is critical to your success.

## 1.1 Philosophy

This document is meant to describe a high-level specification for the project and its associated support hardware. You can also use it to help lay out a plan for completing the project. As with any design you will encounter in the professional world, we are merely providing a framework within which your project must fit.

You should consider the GSIs a source of direction and clarification, but it is up to you to produce a fully functional design targeting the Pynq-Z1 boards. We will attempt to help, when possible, but ultimately the burden of designing and debugging your solution lies on you.

There is the opportunity to extend our framework with additional functionality for extra credit. This is described in Section 6.5.

#### 1.2 Tentative Deadlines

The following is a brief description of each checkpoint and approximately how many weeks will be alloted to each one. This schedule may change as the semester progresses. The current schedule is

summarised at the end of the document in Section 7.

- Week of October 22 Checkpoint 1 (1 week) Design a high level schematic of your processor's datapath and pipeline stages.
- Week of November 5 Checkpoint 2 (2 weeks) Implement your RISC-V processor core in Verilog and write tests to verify the accuracy of your implementation.
- Week of November 12 Checkpoint 3 (1 weeks) Implement the audio (I<sup>2</sup>S) controller. Map user inputs into the processor address space and design a standard and clock-crossing FIFO.
- Week of November 26 Checkpoint 4 (2 weeks) Implement additional I/O functionality (I2C master, video controller, TBA).
- Week of December 3 Final Checkoff Final processor optimization and checkoff. Project report due.

## 1.3 General Project Tips

Make sure to use top-down design methodologies in this project. We begin by taking the problem of designing a basic computer system, modularizing it into distinct parts, and then refining those parts into manageable checkpoints. You should take this scheme one step further; we have given you each checkpoint, so break each into smaller and manageable pieces. If you follow this guideline, and our interface specifications, you should be able to split the project up between you and your partner.

As with many engineering disciplines, digital design has a normal development cycle. After modularizing your design, your strategy should roughly resemble the following steps:

- **Design** your modules well, make sure you understand what you want before you begin to code.
- Code exactly what you designed; do not try to add features without redesigning.
- **Simulate** thoroughly; writing a good testbench is as much a part of creating a module as actually coding it.
- **Debug** completely; anything which can go wrong with your implementation will.

Document your project thoroughly, as you go. You should never forget to comment your Verilog and to keep your diagrams up to date. Aside from the final project report (you will need to turn in a report documenting your project), you can use your design documents to help the debugging process. Finish the required features first. Attempt extra features after everything works well. If your submitted project does not work by the final deadline, you will not get any credit for any extra credit features you have implemented.

This project, as has been done in past semesters, will be divided into checkpoints. The following sections will specify the objectives for each checkpoint.

## 2 Checkpoints 1 & 2 - Pipelined RISC-V CPU

The first checkpoint in this project is designed to guide the development of a three-stage pipelined RISC-V CPU that will be used as a base system in subsequent checkpoints.




Figure 1: A high-level overview of the system, for now

The green blocks on the diagram are the focus of the first checkpoint. You will also be integrating your UART, shown in yellow, per previous labs. Soon therafter you will integrate the I<sup>2</sup>S controller, also yellow. The white blocks with dashed outlines are potential extentions that for us to explore in the coming checkpoints.

#### 2.1 Setting up your Code Repository

The project skeleton files will be available through a git repository provided by the staff. The suggested way for initializing your repository with the skeleton files is as follows:

```
git clone git@github.com:EECS150/fa18_project_skeleton.git cd fa18_project_skeleton git remote add my-repo git@github.com:EECS150/fa18_teamXX.git git push my-repo master
```

This will make a single commit to your repository with the base files, we suggest you then do the following:

```
cd ..
rm -rf fa18_project_skeleton
```

```
git clone git@github.com:EECS150/fa18_teamXX.git
cd fa18_teamXX
git remote add staff git@github.com:EECS150/fa18_project_skeleton.git
```

These commands will delete the skeleton repository you cloned, clone your repository that now has a single commit, and add a remote repository named staff that points to the skeleton files to allow easy future merges of staff updates.

Note that if you haven't emailed your GSI with your group information (names and Github logins) you will not have a Git repository to save your work in so do that ASAP.

## 2.2 Setting up the Vivado Project

An skeleton Vivado project is provided: vivado\_final/vivado\_final.xpr. All of the initial Verilog code and placeholders are provided in the hardware/src directory. Going forward, any update to project files will be made through the fal8\_project\_skeleton repository. If you have followed the setup described here, then you can just do a git pull staff master, and the latest changes will be fetched and automatically merged in to the files in hardware/src.

You are free to organise your project files as you wish. Keep the need to merge in from upstream in mind if you want to move your sources around: you may have to manage merges yourself. When adding new sources, be consistent about where you place them and how they are managed.

- One approach is to add sources to your Vivado project without copying them in. When you finally want to export the project for use on another machine (say, the staff's), you can archive the project and have all the sources included automatically.
- Another approach is to symlink the sources into Vivado's finalxpr.srcs directory.

#### If you need to recreate the Vivado project.

- 1. Create a new project in Vivado.
- 2. Select the right target FPGA device: xc7z020clg400-1 (the final "-1" denotes a "-1" speed grade, per the advice Xilinx gave us).
- 3. In the Sources window, right click in empty space and click Add Sources.
- 4. Add or create design sources → Add Directories → Navigate to the hardware/src directory and select memories. Repeat to add the riscv\_core, and io\_circuits directories.
- 5. Check or leave unchecked *Copy sources into project* per the advice above (it's recommended that you make sure it's unchecked, so that sources point to the original locations in the repo.)
- 6. Add as simulation sources the hardware/src/testbenches directory.
- 7. Add as constraints the hardware/src/PYNQ-Z1\_C.xdc file.
- 8. Add as another design source the hardware/src/z1top.v and hardware/src/util.vh files.

### 2.3 Integrate Designs from Labs

You will also need to copy in a number of your Verilog designs from previous labs. We suggest you keep these with the provided source files in hardware/src (overwriting any provided skeletons). We only ask that you leave the testbenches and memories folder in place to accommodate future staff repo merges. Be consistent with your strategy from Section 2.2. Whatever you do, make sure git is aware of your files for tracking. If you don't, they will be skipped when you later try to sync between machines and/or when you finally submit.

```
cd path/to/your/project/repo
cp previous/labs/i2s_controller.v path/to/hardware/src/audio/i2s_controller.v
git status
git add path/to/hardware/src/audio/i2s_controller.v
git commit -m "Adding I2S controller from lab"
git push
```

The git status command will show you what files in the tree aren't tracked. This list will get cluttered with the files generated by the Vivado toolchain - you can filter it with git or with judicious use of grep. Either method may take a little investment of effort to figure out. You can also manually filter through the output and make sure important looking files are tracked.

The git add command tells your local git repository to add the file i2s\_controller.v to the list of tracked files or stage it for the next commit. The git commit command tells your local repository to actually commit any of the files you added and create a new change set with the changes in the files you added. Finally the git push command sends your new local commit to the remote repository so that you or your partner can pull it later.

#### Here are the files you should copy over from previous labs:

```
lab6/debouncer.v
lab6/synchronizer.v
lab6/edge_detector.v
lab7/fifo.v
lab7/async_fifo.v
lab7/uart.v
lab7/uart_receiver.v
lab7/uart_transmitter.v
```

#### 2.4 Relevant Files and Scripts

As in the labs, you will predominantly build and test your design through Vivado. You will be able to use our test scripts to run ModelSim. It's safe (if slow) to rely on the Vivado internal simulator only.

The following are located in the hardware/src directory:

• z1top.v: Top level file. Your Riscv151 CPU module is instantiated here. You should not need to modify this, but looking at this file can be helpful for understand what's going on.

• PYNQ-Z1.xdc: Constraints file. This specifies constraints for the synthesis tools. You should only need to modify this to change pin assignments for peripherals when connecting I/O.

#### In hardware/src/riscv\_core:

- Riscv151.v: All of your CPU datapath and control should be contained in this file.
- reg\_file.v: Your register file implementation

#### In hardware/src/memories:

- imem\_blk\_ram: Contains the block RAM you will use for your instruction memory. Make sure to re-customise the IP with the init data file (e.g. bios151v3.coe) and re-generate the IP output products.
- dmem\_blk\_ram: Contains the block RAM you will use for your data memory. Make sure to re-customise the IP with the init data file (e.g. bios151v3.coe) and re-generate the IP output products.
- bios\_mem: Contains the block RAM you will use for your BIOS memory. Make sure to recustomise the IP with the init data file (e.g. bios151v3.coe) and re-generate the IP output products.

#### In hardware/src/io\_circuits:

• uart.v, uart\_transmitter.v, uart\_receiver.v: Your working solution from Labs 5 and 6

#### In hardware/src/testbenches:

• echo\_testbench.v: Basic testbench for your CPU. Use this as an example and create others. It implements the echo FSM from lab 5 using software executed by your processor.

The following are located in software/ directory. To compile the C code, go into one of the directories and run make:

- bios151v3: This directory contains the BIOS, which will allow us to interact with our CPU via the serial UART. Make sure to compile it and copy over the .coe file to the two block ram directories.
- echo: This directory contains the software necessary to run the echo program, which behaves exactly like in Lab 4.
- assembly\_tests: Use this as a template to write assembly tests for your processor designed to run in simulation.
- c\_example: Use this as an example to write C programs.
- mmult: This is a program to be run on the FPGA for Checkpoint 2. It generates 2 6x6 matrices and multiplies them. Then it returns a checksum to verify the correct result.
- i2s\_basic\_test: This is a program to be run on the FPGA for Checkpoint 3.

## 2.5 RISC-V 151 ISA

Table 1 contains all of the instructions your processor is responsible for supporting. It contains most of the instructions specified in the RV32I Base Instruction set, and allows us to maintain a relatively simple design while still being able to have a C compiler and write interesting programs to run on the processor. This processor will not support floating point, coprocessor, memory fence, and several other instructions that are of little utility for this project but would greatly complicate the design. For the specific details of each instruction, refer to sections 2.2 through 2.6 in the RISC-V Instruction Set Manual. You may also find the RISC-V green card helpful when implementing your CPU.

Table 1: RISC-V ISA

31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct7				rs2		rs	s1	fun	ct3	]	rd	opo	ode	R-type
	ir	nm[	11:0	)]			rs	s1	fun	ct3	]	rd	opo	ode	I-type
	mm[11:	5]			rs2		rs	s1	fun	ct3	imn	n[4:0]	opo	ode	S-type
in	m[12 10]	):5]			rs2		rs	s1	fun	ct3	imm[	4:1 11]	opo	ode	SB-type
	imm[31:12]								1	rd	opo	ode	U-type		
	imm[20 10:1 11 19:12]									1	rd	opo	ode	UJ-type	

## RV32I Base Instruction Set

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		imm[31:12]		rd	0110111	LUI rd,imm	
mm		imm[31:12]		rd	0010111	AUIPC rd,imm	
imm[12]10:5]         rs2         rs1         000         imm[4:1]11         1100011         BEQ rs1,rs2,imm           imm[12]10:5]         rs2         rs1         001         imm[4:1]11         1100011         BNE rs1,rs2,imm           imm[12]10:5]         rs2         rs1         100         imm[4:1]11         1100011         BCF rs1,rs2,imm           imm[12]10:5]         rs2         rs1         110         imm[4:1]11         1100011         BCF rs1,rs2,imm           imm[12]10:5]         rs2         rs1         110         imm[4:1]11         1100011         BCF rs1,rs2,imm           imm[11:0]         rs1         000         rd         00000011         LB rd,rs1,imm           imm[11:0]         rs1         000         rd         00000011         LW rd,rs1,imm           imm[11:0]         rs1         000         rd         0000011         LW rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SW rs1,rs2,imm           imm[11:5]         rs2         rs1         001         rd         0000011         LW rd,rs1,imm           imm[11:6]         rs2         rs1         001         imm[4:0]         0100011         SW rs1,rs2,imm	imı	m[20 10:1 11 1]	9:12]		rd	1101111	JAL rd,imm
imm[12]10:5]         rs2         rs1         001         imm[4:1]11         1100011         BNE rs1,rs2,imm           imm[12]10:5]         rs2         rs1         100         imm[4:1]11         1100011         BLT rs1,rs2,imm           imm[12]10:5]         rs2         rs1         101         imm[4:1]11         1100011         BCF rs1,rs2,imm           imm[12]10:5]         rs2         rs1         110         imm[4:1]11         1100011         BCF rs1,rs2,imm           imm[11:0]         rs1         000         rd         0000011         LB rd,rs1,imm           imm[11:0]         rs1         000         rd         0000011         LB rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LB rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm <t< td=""><td>imm[11:</td><td>0]</td><td>rs1</td><td>000</td><td>rd</td><td>1100111</td><td>JALR rd,rs1,imm</td></t<>	imm[11:	0]	rs1	000	rd	1100111	JALR rd,rs1,imm
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ rs1,rs2,imm
imm[12] 10:5]         rs2         rs1         101         imm[4:1]1]         1100011         BGE rs1,rs2,imm           imm[12] 10:5]         rs2         rs1         110         imm[4:1]11         1100011         BLTU rs1,rs2,imm           imm[11:0]         rs2         rs1         111         imm[4:1]11         1100011         BGEU rs1,rs2,imm           imm[11:0]         rs1         000         rd         0000001         LB rd,rs1,imm           imm[11:0]         rs1         001         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs1         000         imm[4:0]         0100011         SW rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SUTI rd,rs1,imm           imm[11:0]         rs1         01	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE rs1,rs2,imm
imm[12]10:5]         rs2         rs1         110         imm[4:1]1]         1100011         BLTU rs1,rs2,imm           imm[12]10:5]         rs2         rs1         111         imm[4:1]1]         1100011         BGEU rs1,rs2,imm           imm[11:0]         rs1         000         rd         00000011         LB rd,rs1,imm           imm[11:0]         rs1         001         rd         00000011         LH rd,rs1,imm           imm[11:0]         rs1         100         rd         00000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         110         rd	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT rs1,rs2,imm
imm[12]10:5]         rs2         rs1         111         imm[4:1]11         1100011         BGEU rs1,rs2,imm           imm[11:0]         rs1         000         rd         0000011         LB rd,rs1,imm           imm[11:0]         rs1         001         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:0]         rs1         101         rd         0000011         LBU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SB rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         101 <t< td=""><td>imm[12 10:5]</td><td>rs2</td><td>rs1</td><td>101</td><td>imm[4:1 11]</td><td>1100011</td><td>BGE rs1,rs2,imm</td></t<>	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE rs1,rs2,imm
imm[11:0]         rs1         000         rd         0000011         LB rd,rs1,imm           imm[11:0]         rs1         001         rd         0000011         LH rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         00000011         LBU rd,rs1,imm           imm[11:0]         rs1         101         rd         00000011         LHU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SW rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         SCRI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         SCRI rd,rs1,imm <tr< td=""><td>imm[12 10:5]</td><td>rs2</td><td>rs1</td><td>110</td><td>imm[4:1 11]</td><td>1100011</td><td>BLTU rs1,rs2,imm</td></tr<>	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU rs1,rs2,imm
imm[11:0]         rs1         001         rd         0000011         LH rd,rs1,imm           imm[11:0]         rs1         010         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:0]         rs1         101         rd         0000011         LBU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SLTIT rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         SLTIT rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm <t< td=""><td>imm[12 10:5]</td><td>rs2</td><td>rs1</td><td>111</td><td>imm[4:1 11]</td><td>1100011</td><td>BGEU rs1,rs2,imm</td></t<>	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU rs1,rs2,imm
imm[11:0]         rs1         010         rd         0000011         LW rd,rs1,imm           imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:0]         rs1         101         rd         0000011         LHU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         010         imm[4:0]         0100011         SH rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SUTI rd,rs1,imm           imm[11:0]         rs1         101         rd         0010011         SCTI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         XORI rd,rs1,imm<	imm[11:	0]	rs1	000	rd	0000011	LB rd,rs1,imm
imm[11:0]         rs1         100         rd         0000011         LBU rd,rs1,imm           imm[11:0]         rs1         101         rd         0000011         LHU rd,rs1,imm           imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH rs1,rs2,imm           imm[11:0]         rs1         010         rd         0010011         SW rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         SCRI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm	imm[11:	0]	rs1	001	rd	0000011	LH rd,rs1,imm
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	imm[11:	0]	rs1	010	rd	0000011	
imm[11:5]         rs2         rs1         000         imm[4:0]         0100011         SB rs1,rs2,imm           imm[11:5]         rs2         rs1         001         imm[4:0]         0100011         SH rs1,rs2,imm           imm[11:0]         rs1         010         imm[4:0]         0100011         SW rs1,rs2,imm           imm[11:0]         rs1         000         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         011         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         XORI rd,rs1,imm           0000000         shamt         rs1         111         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SLI rd,rs1,imm           0000000         shamt         rs1         101	imm[11:	0]	rs1	100	rd	0000011	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		0]	rs1	101	rd	0000011	LHU rd,rs1,imm
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB rs1,rs2,imm
imm[11:0]         rs1         000         rd         0010011         ADDI rd,rs1,imm           imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         011         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SLLI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SRLI rd,rs1,imm           SLLI rd,rs1,imm         O0100011         SRAI rd,rs1	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH rs1,rs2,imm
imm[11:0]         rs1         010         rd         0010011         SLTI rd,rs1,imm           imm[11:0]         rs1         011         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SLLI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SLLI rd,rs1,imm           0000000         shamt         rs1         101         rd         0010011         SLLI rd,rs1,shamt           0000000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,ss2           0100000         rs2         r			rs1		imm[4:0]	0100011	
imm[11:0]         rs1         011         rd         0010011         SLTIU rd,rs1,imm           imm[11:0]         rs1         100         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         SLLI rd,rs1,shamt           0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLTU rd,rs1,rs2           00000000         rs2	imm[11:	rs1	000	rd	0010011	ADDI rd,rs1,imm	
imm[11:0]         rs1         100         rd         0010011         XORI rd,rs1,imm           imm[11:0]         rs1         110         rd         0010011         ORI rd,rs1,imm           imm[11:0]         rs1         111         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         SLLI rd,rs1,shamt           0000000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           00000000         rs2         <	imm[11:	0]	rs1	010	rd	0010011	SLTI rd,rs1,imm
imm[11:0]         rs1         110         rd         0010011         ORI rd,rs1,imm           0000000         shamt         rs1         111         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         SLLI rd,rs1,shamt           0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         SRA rd,rs1,rs2           010			rs1		rd		
imm[11:0]         rs1         111         rd         0010011         ANDI rd,rs1,imm           0000000         shamt         rs1         001         rd         0010011         SLLI rd,rs1,shamt           0000000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0			rs1		rd		
0000000         shamt         rs1         001         rd         0010011         SLLI rd,rs1,shamt           0000000         shamt         rs1         101         rd         0010011         SRLI rd,rs1,shamt           0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2			rs1				
0000000         shamt         rs1         101         rd         0010011         SRLI rd,rs1,shamt           0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         OR rd,rs1,rs2		0]	rs1				, ,
0100000         shamt         rs1         101         rd         0010011         SRAI rd,rs1,shamt           0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         OR rd,rs1,rs2	0000000		rs1				
0000000         rs2         rs1         000         rd         0110011         ADD rd,rs1,rs2           0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         OR rd,rs1,rs2		shamt	rs1				
0100000         rs2         rs1         000         rd         0110011         SUB rd,rs1,rs2           0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         OR rd,rs1,rs2		shamt	rs1				
0000000         rs2         rs1         001         rd         0110011         SLL rd,rs1,rs2           0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2			rs1				
0000000         rs2         rs1         010         rd         0110011         SLT rd,rs1,rs2           0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2	0100000	rs2	rs1	000	rd	0110011	SUB rd,rs1,rs2
0000000         rs2         rs1         011         rd         0110011         SLTU rd,rs1,rs2           0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2	0000000	rs2	rs1	001	rd	0110011	SLL rd,rs1,rs2
0000000         rs2         rs1         100         rd         0110011         XOR rd,rs1,rs2           0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2	0000000	rs2	rs1	010	rd	0110011	SLT rd,rs1,rs2
0000000         rs2         rs1         101         rd         0110011         SRL rd,rs1,rs2           0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2	0000000	rs2	rs1	011	rd	0110011	
0100000         rs2         rs1         101         rd         0110011         SRA rd,rs1,rs2           0000000         rs2         rs1         110         rd         0110011         OR rd,rs1,rs2	0000000	rs2	rs1	100	rd	0110011	XOR rd,rs1,rs2
0000000 rs2 rs1 110 rd 0110011 OR rd,rs1,rs2	0000000	rs2	rs1	101	rd	0110011	SRL rd,rs1,rs2
	0100000	rs2	rs1		rd		
0000000         rs2         rs1         111         rd         0110011         AND rd,rs1,rs2	0000000	rs2	rs1	110	rd	0110011	
	0000000	rs2	rs1	111	rd	0110011	AND rd,rs1,rs2

## 2.6 Pipelining

Your CPU must implement this instruction set using a 3-stage pipeline. The division of the datapath into three stages is left unspecified as it is an important design decision with significant performance implications. We recommend that you begin the design process by considering which elements of the datapath are synchronous and in what order they need to be placed. After determining the design blocks that require a clock edge, consider where to place asynchronous blocks to minimise the critical path. The block RAMs that we will be using for the data and instruction memories are both synchronous read and write.

#### 2.7 Hazards

As you have learned in lecture, pipelines create hazards. Your design will have to resolve both control and data hazards. This is a very common source of bugs, so think through and test this carefully. You must resolve data hazards by implementing forwarding whenever possible. This means that you must forward data from your data memory and not stall your pipeline instead. All data hazards can be resolved by forwarding in a three-stage pipeline. You'll have to deal with the following types of hazards:

- 1. **Read-after-write data hazards** Consider carefully how to handle instructions that depend on a preceding load instruction, as well as those that depend on a previous computation instruction.
- 2. Control hazards What do you do when you encounter a branch instruction, a jal (jump and link), or jalr (jump from register and link)? You will have to choose whether to predict branches as taken or not taken by default and kill instructions that weren't supposed to execute if needed. You should begin by resolving branches by stalling the pipeline, and when your processor is functional, move to naive branch prediction.

#### 2.8 Register File

Your register file should have two asynchronous-read ports and one synchronous-write port (positive edge). To test your register file, you should verify the following:

- Register 0 is not writable, i.e. reading from register 0 always returns 0
- Other registers are updated on the same cycle that a write occurs (i.e. the value read on the cycle following the positive edge of the write should be the new value).
- The write enable signal to the register file controls whether a write occurs (we is active high, meaning you only write when we is high)
- Reads should be asynchronous (the value at the output one simulation timestep (#1) after feeding in an input address should be the value stored in that register)

After you build your design, look for warnings in the messages and logs windows about the register file. Occasionally, the tools infer a block RAM rather than distributed (slice) RAM. This will not

show up in simulation, but it will cause synchronous reads on hardware. To fix this, you can add a flag to your register file:

```
(* ram_style = "distributed" *) reg myReg...
```

For more information on how to infer various structures on the FPGA, see Xilinx Synthesis and Simulation Design Guide.

#### 2.9 Block RAMs

In this project, we will be using generated block RAM modules to implement memory structures for the processor.

#### 2.9.1 Initialization

Inside of hardware/src/memories/imem\_blk\_ram, dmem\_blk\_ram, bios\_mem are the files Vivado needs to import the various IP blocks. Configuration information is stored in the an \*.xci file, but you don't need to modify it by hand. You should be able to manage all IP blocks from within Vivado itself.

Import the IP blocks into your Vivado project by opening Add Sources ( $\mathbf{Alt} + \mathbf{A}$ )  $\rightarrow$  Add or Create Design Sources  $\rightarrow$  Add Directories. You can add all of the IP sources at once, and Vivado will deal with it. Once they're in your project, you can generate the necessary VHDL/Verilog code for each IP by right clicking on it in your Sources window and selecting **Generate Output Products**.

The one thing you may need to customise about the IP blocks is their initial contents. In the Sources window, right click an IP block and select **Re-customize IP**. Under the **Other Options tab** check **Load Init File** and navigate to the \*.coe file you want to load. Then *Generate Output Products* again. (The .coe file is called a coefficients file and it describes the initial contents of a memory; it is generated from our compiled RISC-V binaries.)

The skeleton files contain two programs that you will likely want to initialise your memories with: bios151v3 and echo. The bios is significantly more complicated, so while debugging, you may want to stick with echo until it works on the hardware. As previously mentioned, you must compile one of the software applications, configure the IP block to load the corresponding .coe file and regenerate the output products for that block.

#### 2.9.2 Usage in Simulation

When you run Generate Output Products for the first time, Vivado will generate a wrapper for the block RAM for use in testbenches. An example testbench is provided to show you both how to use the block RAM and for you to verify that its contents are what you expect:

hardware/src/testbenches/bios\_mem\_testbench.v

If you want to use a different .coe for the initial memory contents, re-customise the IP, and then Reset Output Products before running Generate Output Products again.

As in past version of the Xilinx toolchains, this will generate a .mif file under the hood (you will see this in logs). The .mif must be rebuilt for different memory configurations.

### 2.9.3 Endianness + Addressing

The instruction and data block RAMs have 16384 32-bit rows, as such, they accept 14 bit addresses. The block rams are **word-addressed**; this means that every 14 bit address corresponds to one 32-bit row of memory.

However, the memory addressing scheme of RISC-V is **byte-addressed**. This means that every 32 bit address the processor computes (in the ALU) corresponds to one 8-bit space of memory.

For us, the bottom 16 bits of the addresses computed by the CPU are relevant for block RAM access. The top 14 are the word address (for indexing into one row of the block RAM), and the bottom two are the byte offset (for indexing to a particular byte in a 32 bit row).




Figure 2: Block RAM organization. The labels for row address should read 14'h0 and 14'h1.

Figure 2 illustrates the 14-bit word addresses and the two bit byte offsets. Observe that the RAM is **little-endian**, i.e. the most significant byte is at the most significant memory address (offset '11').

#### 2.9.4 Reading from Block RAMs

Since your block RAMs have 32-bit rows, you can only read out data out of your block RAM 32-bits at a time. This is an issue when you want to execute a 1h or 1b instruction, as there is no way to indicate to the block RAM which 8 or 16 of the 32 bits you want to read out.

Therefore, you will have to mask the output of the block RAM to select the appropriate portion of the 32-bits you read out. For example, if you want to execute a 1b on an address ending in 2'b10, you will only want bits [23:16] of the 32 bits that you read out of block RAM (thus storing {24'b0, output [23:16]} to a register).

#### 2.9.5 Writing to Block RAMs

To take care of sb and sh, note that the we input to the instruction and data memory modules is 4 bits wide. These 4 bits are a byte mask telling the block RAMs which of the 4 bytes to actually write to. If we={4'b1111}, then all 32 bits passed into the block RAM would be written to the address supplied.

Here is an example how storing a byte should work: Assuming you want to write the byte a4 to address 0x10000002. That is a write to the third byte of the first word of data memory. Accordingly, the write enable bits should be set to we = {4'b0100} and the data should be dina = {32'hxxa4xxxx} where x is used in the meaning of dont care.

### 2.10 Memory Architecture

The standard RISC pipeline is usually depicted with separate instruction and data memories. Although this is an intuitive representation, it does not let us modify instruction memory to run new programs. Your CPU, by the end of this checkpoint, will be able to receive compiled RISC-V binaries though a serial interface (UART), store them into instruction memory, then jump to the downloaded program. To facilitate this, we will adopt a modified memory architecture shown in Figure 3:

See Section 2.9 for details about initializing and using the block RAMs. To simplify things for later, you are **required** to instantiate these block RAMs in the top level of **src/riscv\_core/Riscv151.v**.

#### 2.10.1 Summary of Memory Access Patterns

Your memory architecture will consist of three block RAMs. The block RAMs are memory resources contained within the FPGA chip, and no external (off-chip, DRAM) memory will be used for this project. There are block RAMs for instruction memory, data memory, and the BIOS memory.

Your processor will begin execution from the BIOS memory, which will be instantiated with a BIOS program we wrote using a .coe file. The BIOS program will have the ability to read from the BIOS memory (both static data and instructions), and to read and write to and from instruction and data memory. This allows the BIOS program to receive user programs over the serial line (UART) from your workstation and load them into instruction memory. You can then instruct the BIOS program to jump to an instruction memory address, which will then begin execution of the program that you loaded. At any time, you can press the reset button on the board to return your processor to the BIOS program.




Figure 3: Memory Architecture

### 2.10.2 Unaligned Memory Accesses

In the official RISC-V specification, unaligned loads and stores are supported. However, in your project, you do not need to deal with unaligned memory accesses if they would require multiple block RAM accesses. You can ignore instructions that request an unaligned access or you can zero out the byte offset.

## 2.10.3 Address Space Partitioning

Your CPU will need to be able to access multiple sources for data as well as control the destination of store instructions. In order to do this, we will partition the 32-bit address space into four main categories: data memory read and writes, instruction memory writes, BIOS memory reads, and memory-mapped I/O. This will be encoded in the top nibble of the memory address generated in load and store operations, as shown in Table 2. In other words, the target device of a load or store instruction is dependent on the address. For this checkpoint, the reset signal should reset the PC to the start of BIOS memory (0x40000000).

Each partition specified in Table 2 should be enabled only based on its associated bit in the address encoding. This allows operations to be applied to multiple devices simultaneously, which will be used to maintain memory consistency between the data and instruction memory.

For example, a store to an address beginning with 0x3 will write to both the instruction memory and data memory, while storing to addresses beginning with 0x2 or 0x1 will write to only the

Table 2: Memory Address Partitions

Address[31:28]	Address Type	Device	Access	Notes
4'b00x1	Data	Data Memory	Read/Write	
4'b0001	PC	Instruction Memory	Read-only	
4'b001x	Data	Instruction Memory	Write-Only	Only if $PC[30]$
4'b0100	PC	BIOS Memory	Read-only	
4'b0100	Data	BIOS Memory	Read-only	
4'b1000	Data	I/O	Read/Write	

instruction or data memory, respectively. For details about the BIOS and how to run programs on your CPU, see Section 2.14.

Please note that a given address maybe refers to a different memory depending on which address type it is. For example the address 0x10000000 refers to the data memory when it is a data address while a program counter value of 0x10000000 refers to the instruction memory.

The note in the table above (referencing PC[30]), specifies that you can only write to instruction memory if you are currently executing in BIOS memory. This prevents programs from being self-modifying, which would drastically complicate your processor.

This memory map is designed to allow a few important features:

- Initialization: The top nibble of the PC should start at 0x4 upon reset. This lets us press the reset button to jump into BIOS memory execution.
- Reprogrammable: When running from the BIOS, the instruction memory can be written to. Our BIOS program listens to the UART and if it detects the transmission of a binary, it will receive it and store it to the instruction memory. When downloading a program to the CPU, store it to an address beginning with 0x3 for coherence between the memories.

#### 2.10.4 Memory Mapped I/O

At this stage in the project the only way to interact with your CPU is through the serial interface. The UART from Lab 4 accomplishes the low-level task of sending and receiving bits from the serial lines, but you will need a way for your CPU to send and receive bytes to and from the UART. To accomplish this, we will use memory-mapped I/O, a technique in which registers of I/O devices are assigned memory addresses. This enables load and store instructions to access the I/O devices as if they were memory.

To determine CPI (cycles per instruction) for a given program, the I/O memory map is also to include instruction and cycle counters.

Table 3 shows the memory map for this stage of the project.

You will need to determine how to translate the memory map into the proper ready-valid handshake signals for the UART. Essentially, you will want to set the output valid/ready/data signals from

Table 3: I/O Memory Map

Address	Function	Access	Data Encoding
32'h80000000	UART control	Read	{30'b0, DataOutValid, DataInReady}
32'h80000004	UART receiver data	Read	{24'b0, DataOut}
32'h80000008	UART transmitter data	Write	{24'b0, DataIn}
32'h80000010	Cycle counter	Read	Total number of cycles
32'h80000014	Instruction counter	Read	Number of instructions executed
32'h80000018	Reset counters to 0	Write	N/A

the CPU based on the calculated load/store address, and mux in the appropriate valid/ready/data signals to be written back to the register file. Keep in mind that your UART's ready-valid interface is synchronous, so you will need to set the appropriate control signals for a write or read before the rising edge on which the operation should execute. Your UART should respond to sw, sh, and sb for the transmitter data address, and should also respond to lw, lh, lb, lhu, and lbu for the receiver data and control addresses.

The cycle counter should be incremented every cycle, and the instruction counter should be incremented for every instruction that is run (you should not count bubbles injected into the pipeline or instructions run during a branch mispredict). From these counts, the CPI of the processor can be determined for a given benchmark program.

## 2.11 Testing

The design specified for this project is a complex system and debugging can be very difficult without tests that increase visibility of certain areas of the design. Although we will not require or grade testing efforts, we expect that teams utilizing the testing tools will be able to complete checkpoints faster. Furthermore, in assigning partial credit at the end for incomplete projects, we will look at testing as an indicator of progress. We strongly encourage that you follow the suggestions here for testing. A reasonable order in which to complete your testing is as follows:

- 1. Test that your modules work in isolation via Verilog testbenches
- 2. Test the entire CPU one instruction at a time with an assembly program see assembly\_testbench.v
- 3. Test the CPU's memory mapped I/O see echo\_testbench.v

#### 2.11.1 Vivado Simulation

You learned how to write Verilog testbenches and simulate your Verilog modules in the labs. You should use what you learned to write testbenches for all of your sub-modules. As you design the modules that you will use in your CPU, you should be thinking about how you can write testbenches for these modules. For example, you may want to create a module that handles all of the branching logic.

To run new simulations, you should write new testbenches and put them in your hardware/src/testbenches directory. As in previous labs set testbenches of interest as the simulation Top in Vivado and Run Simulation. Look at the waveforms carefully to verify your logic. Use automatic test to make sure values take the values you expect when you expect them to. The staff have provided you with echo\_testbench.v (and the corresponding .do file for ModelSim).

#### 2.11.2 ModelSim Simulation

If using ModelSim, you should create new .do files in the hardware/sim/tests directory. When you run make sim in the hardware directory, all of the .do files in the sim/tests directory will run. If you only want to run one test, run make CASES=tests/echo\_testbench.do in the hardware/sim folder.

After running your simulations run the viewwave script in the hardware/sim directory, passing in the .wlf file as an argument:

```
./viewwave results/echo_testbench.wlf
```

## Modifying the .do Scripts

In echo\_testbench.do you will see lines that look like this:

```
file copy -force ../../software/echo/echo.mif imem_blk_ram.mif
add wave echo_testbench/*
add wave echo_testbench/CPU/*
```

The first line initialises the contents of imem\_blk\_ram to whatever values you have in echo.mif. The .mif files are generated when you compile software from the software folder, and they describe the initial values in a block RAM for ModelSim. You can change the filepath to point to a different .mif file, and you can specify different memories you want to initialise. The second line tells Modelsim to collect data for all the signals in the top level of echo\_testbench. The third line tells it to also get data for all signals inside the CPU, assuming you instantiated your CPU inside echo\_testnench.v and called it CPU. You could also add a line like:

```
add wave echo_testbench/CPU/mySubModule/*
```

which would allow you to see all signals inside a submodule called mySubModule in the CPU. Note that the name mySubModule should correspond to the unique name which you instantiated that submodule with (i.e. if you instantiated a UART called myUART, you want to use myUART). In this way, you can add all of the signals you want to inspect to your waveform viewer for debugging.

#### 2.11.3 Integration Testing

Once you are confident that the individual components of your processor are working in isolation, you will want to test the entire processor as a whole. The easiest way to do this is to write an assembly program that tests all of the instructions in your ISA. A skeleton is provided for you in software/assembly\_tests. See Section 2.13 for details.

Once you have verified that all the instructions in the ISA are working correctly, you may also want to verify that the memory mapped I/O and instruction/data memory reading/writing work with a similar assembly program.

### 2.12 Software Toolchain - Writing RISC-V Programs

A GCC RISC-V toolchain has been built and installed in the eecs151 home directory; these binaries will run on any of the c125m machines in the 125 Cory lab. The most relevant pieces of the toolchain are given below:

- riscv-gcc: gcc for RISC-V, compiles C code to RISC-V binaries.
- riscv-as: RISC-V assembler, compiles assembly code to RISC-V binaries.
- riscv-objdump: Displays contents of RISC-V binaries in a readable format

Take a look at the software/c\_example folder for an example of a C program.

There are several files in the example project, each with a specific purpose:

- start.s: This is an assembly file that contains the start of the program. It initialises the stack pointer then jumps to the main label. Edit this file to move the top of the stack. You will have to move the top of the stack to give it some room to grow downwards.
- c\_example.ld: This linker script sets the base address of the program. For checkpoint 1, this address should be in the format 0x1000xxxx
- c\_example.elf: Binary produced after running make. Use riscv-objdump -D c\_example.elf to view the assembly code.
- c\_example.asmdump
- c\_example.mif: Produced by the toolchain. Use this to initialise the block RAMs in ModelSim Vivado packages these itself.
- c\_example.coe: Produced by the toolchain. Use this to initialise the block RAMs during generation (in Vivado).

#### 2.13 Assembly Tests

This section describes the contents of software/assembly\_tests. You can test individual instructions in simulation with a program similar to the following example in assembly\_tests/start.s:

```
_start:

# Test ADD

li x10, 100  # Load argument 1 (rs1)

li x11, 200  # Load argument 2 (rs2)

add x1, x10, x11  # Execute the instruction being tested
```

```
li x20, 1    # Set the flag register to stop execution and inspect the result \hookrightarrow register    # Now we check that x1 contains 300 in the testbench
```

#### Done: j Done

This testbench works as follows: During the execution of the program you should load different values to the flag register (default: x20). The principle of the Verilog testbench is to wait for the flag register to assume the flag value and afterwards check the registers that hold the results of our operation. If the testbench does not print any output and exits with <EOF> it indicates the test timed out and that the li instruction does not work properly or that you jumped over this instruction. Note that li is a psuedo-instruction that compiles down to a combination of addi and lui.

Note that RISC-V assembly syntax is slightly different than MIPS, which many of you may be used to. In particular, register names do not all start with the \$, and all registers are referenced as x0...31.

Follow the directions from Section 2.9 and Section 2.12 to assemble your test program and run it in simulation. You will also need to write a Verilog testbench that instantiates the CPU and perhaps has helpful \$display statements to help you debug your CPU. An example is provided for this program in hardware/src/testbenches/assembly\_testbench.v and the respective .do file is in hardware/sim/tests/assembly\_testbench.do.

Writing tests that can self-verify with either a pass or fail, rather than ones that require you to open up the wave viewer to manually verify, are preferred, as they will make it easier for you to come back and run these tests later.

## 2.14 BIOS and Programming your CPU

We have provided a BIOS program in software/bios151v3 that allows you to interact with your CPU and bootstrap into other programs over the serial interface. This compiled C program is basically just an infinite loop that reads from the serial port, checks if the input string matches a known control sequence, and then performs the action. For more detailed information on the BIOS, check out this supplement.

To use this, do the following steps:

- 1. Verify that the stack pointer and .text segment offset are set properly in start.s and bios151v3.ld. See Protips for details.
- 2. Compile the program with make in the software/bios151v3 directory
- 3. Rebuild your instruction, data, and BIOS memories with the generated .coe file by copying the .coe file into the hardware/src/memories/{imem, dmem}\_blk\_ram,bios\_mem directories, and then re-running the build script
- 4. Build your CPU and impact it to the board
- 5. Press the CPU\_RESET button to reset your CPU

6. As in lab 5, use screen to access the serial port:

```
screen $SERIALTTY 115200
```

Please remember to shut down screen using Ctrl-a shift-k, or other students won't be able to use the serial port! If you can't access the serial port you can run killscreen to kill all screen sessions.

If all goes well, you should see a 151 > prompt after pressing return. The following commands are available:

- jal <address>: Jump to address (hex).
- sw, sb, sh <data> <address>: Store data (hex) to address (hex).
- lw, lbu, lhu <address>: Prints the data at the address (hex).

As an example, running sw cafef00d 10000000 should write to the data memory and running lw 10000000 should create the output 10000000: cafef00d. Please also pay attention that writes to the instruction memory (sw ffffffff 20000000) do not write to the data memory, i.e. lw 10000000 still should yield cafef00d.

In addition to the command interface, the bios also allows you to load programs to the CPU. Close screen using ctrl-a shift-k, and execute in the terminal:

```
coe_to_serial <coe_file> <address>
```

This stores the .coe file at the specified hexadecimal address. In order to write into both the data and instruction memories, remember to set the top nibble to 0x3 (i.e. coe\_to\_serial echo.coe 30000000, assuming the .ld file sets the base address to 0x10000000). You also need to ensure that the stack and base address are set properly (See Section 2.12).

For example, before making the mmult program you should have set the set the base address to 0x10006000 (see 2.17). Therefore, when loading the mmult program to the FPGA you should place it into the memory that it starts aligned with the base address: coe\_to\_serial mmult.coe 30006000. Then, you can start in in your screen session by using jal 10006000.

### 2.15 Target Clock Frequency

By default, the minimum clock period is set at 50MHz. With a good design, you should be able to meet this constraint, though it may take some tweaking. At the end of a synthesis and implementation run, pay attention to reports (including messages and logs) to make sure it says that you met all timing constraints. If you failed, the timing reports can give you a good idea of where your critical path is so you can attempt to optimise.

For this checkpoint, we will allow you to demonstrate the CPU working at 50 MHz, but for the final checkoff at the end of the semester, you will need to optimise for a higher clock speed (up to 100MHz) for full credit. Details on how to build your FPGA design for a different system clock will come later.

#### 2.16 Git

You should check frequently for updates to the skeleton files. Update announcements will be posted to Piazza and emailed to all students. As previously stated, you can pull them into your repository, assuming you have correctly followed the configuration instructions, by issuing this command from a directory in your repository:

git pull staff master

You should use Git for your version control. DO NOT EMAIL FILES OR DOWNLOAD ZIPS FROM GITHUB.

## 2.17 Matrix Multiply

For us to check the behavior of your processor we have provided a program called mmult (in software/mmult/) which performs matrix multiplication. You should be able to load it into your processor in the same manner as loading the echo program. This program computes S = AB, where A and B are  $64 \times 64$  matrices. The program will print a checksum and the counters discussed in the Memory Mapped IO section. The correct checksum is 0001f800. If you do not get this, there is likely a problem in your CPU with one of the instructions that is used by the BIOS but not mmult.

The matrix multiply program requires that the stack pointer and the offset of the .text segment be set properly, otherwise the program will not execute properly.

The stack pointer (set in start.s) needs to accommodate three  $64 \times 64$  matrices as well as additional space for temporary results. It should be set to 0x10006000.

The .text segment offset (set in mmult.ld) needs to accommodate the full set of instructions and static data in the mmult binary. It should be set to 0x10006000.

The program will also output the values of your instruction and cycle counters (in hex). These can be used to calculate the CPI for this program. Your target CPI should be under 1.2, and ideally should be under 1.15. If your CPI exceeds this value, you will need to modify your datapath and pipeline to reduce the number of bubbles inserted for resolving control hazards (since they are the only source of extra latency in our processor). This might involve performing naive branch prediction or moving the jalr address calculation to an earlier stage.

### 2.18 Protips

In previous iterations of this project, students have struggled with the following issues:

• Off by one errors. These occur in many different forms, but are usually the result of not thinking carefully about the timing of your design. It is important to understand the difference between synchronous and asynchronous elements. The synchronous elements in your design include the UART, Block RAMs for data and instruction memory, registers, as well as the register file (synchronous write only).

- Memory mapped I/O. As the name implies, you should treat I/O such as the UART just as you would treat the data memory. This means that you should assert the equivalent write enable (i.e. valid) and data signals at the end of the execute stage, and read in data in the memory stage. The CPU itself should not check the valid and ready signals; this check is handled in software.
- Byte/halfword/word and endianness. Read the block RAM section 2.9.3 carefully, and ask questions if you are confused at all.
- **Incorrect control signals**. A comprehensive assembly test program will help you systematically squash bugs caused by incorrect control signals.
- Mismatched bus widths. It is a fairly common error to instantiate a wire or reg with the wrong bus width. If you hook up a 1 bit wire to a driver that is 32 bits, it will still be syntactically correct, but it probably wont work. Pay attention to the synthesis warnings, as they will advise you if you have mismatched bus widths.
- **Incorrect hazard logic**. Make sure you write carefully crafted tests which will stress test the forwarding behavior.
- ALU inputs. Check to make sure that the inputs you are feeding into the A and B inputs of your ALU reconcile the way you coded your ALU. Remember that A and B are not symmetric inputs, and you need to feed specific datapath elements to each for correct operation.
- **PC Width**. Check to make sure that the width of your PC accommodates the top nibble which contains the memory partitioning info for a particular address.
- JALR. The JALR instruction is commonly used, but will be especially stressed in the mmult program. Make sure your implementation is robust and can handle forwarding data dependencies.
- Reset Logic. Make sure that when the reset signal is asserted that all your pipeline registers are cleared so that no erroneous writes occur. Also check any register resets internal to your submodules.
- Stack pointer and .text segment offset. Make sure that your stack pointer is set to near the top of the data memory address space, so that the stack has enough room to grow downwards. Also verify that the .text segment offset (in the .ld files) is set properly to give the code and static data enough room as well.

#### 2.19 How to Survive This Checkpoint

The key to this checkpoint will be to start early and work on your design incrementally. This project is not something that can be done with an all nighter and we can almost guarantee that you will not finish if you start two or three days before the due date. The key to this checkpoint will be to draw up a very detailed and organised block diagram and thoroughly understand all parts of the specification. Groups that have been successful in the past usually have unit test cases that thoroughly test every module and progressively larger integration tests. We recommend for your final integration test of the whole system that you write individual programs that thoroughly

test the behavior of each instruction. The final BIOS program that you will be required to run is several 1000 lines of assembly and will be nearly impossible to use for debugging by just looking at the Modelsim waveforms.

We also encourage groups to work together and bounce ideas off of each other. The most valuable asset for this checkpoint will not be your GSIs but will be your fellow peers who you can compare notes with and discuss design aspects with in detail. However, do NOT under any circumstances share source code. We highly recommend getting adequate sleep during the weeks of this checkpoint. We realise there are not windows or clocks in the lab so its very easy to get carried away and work into the early morning in the lab. If you find yourself spinning your wheels, its probably time to go home and sleep a bit before trying again.

#### 2.20 How To Get Started

It might seem overwhelming to implement all the functionality that your processor must support. The best way to implement your processor is in small increments, checking the correctness of your processor at each step along the way. Here is a guide that should help you plan out checkpoint 1:

- 1. **Design.** You should start with a comprehensive and detailed design/schematic. We suggest that you think carefully about all the functionality and instructions your processor needs to support and enumerate all the control signals that you will need. Be especially careful when designing the memory fetch stage of your pipeline as all the memories we use (BIOS, inst, data, IO) are synchronous.
- 2. **First steps.** You should get started by implementing some modules that are straightforward to write and test. We suggest you get started by writing RegFile.v, for which there has been a template provided in the project skeleton. Once you finish writing the regfile, test it comprehensively by writing a Verilog testbench. Look at the Register File section for details on what the test should verify.
- 3. Control Unit + other small modules. Next try implementing your control unit, the ALU, and any other small independent modules that you identified in your design. Make sure you unit test these aggressively, so that you verify their correctness and get used to writing Verilog testbenches.
- 4. **Memory.** Create your memory controller and other auxiliary structures. Only add the BIOS memory in the instruction fetch stage and only add the data memory block RAM in the memory stage of your pipeline. This will keep things simple in order to test the base functionality of your processor.
- 5. Connect stages and pipeline. Now you should have all of the modules ready to connect them together and pipeline them by inserting registers between the stages. At this point, you should be able to run integration tests using assembly tests for most R and I type instructions.
- 6. Implement handling of control hazards. Now insert bubbles into your pipeline to resolve control hazards associated with JAL, JALR, and branch instructions. Don't worry about data hazard handling for now. Test that your control instructions work properly with assembly tests. You can insert explicit NOP instructions in your tests to get around data dependencies.

- 7. Implement data forwarding for data hazards. Add forwarding muxes to the proper place in your datapath and forward the outputs of the ALU and memory stage. Implement a hazard unit that can detect data dependencies and set the control signals for the forwarding muxes accordingly. Remember that you might have to forward to ALU input A, ALU input B, and data to write to memory. Test forwarding aggressively; most of your bugs will come from incomplete or faulty forwarding logic. Make sure you test forwarding from memory and from the ALU, and with control instructions.
- 8. Add BIOS memory reads. Add the BIOS memory block RAM to the memory stage to be able to load data from the BIOS memory. Write assembly tests that contain some static data stored in the BIOS memory and verify that you can read that data.
- 9. Add Inst memory writes and reads. Add the instruction memory block RAM to the memory stage to be able to write data to it when executing inside the BIOS memory. Also add the instruction memory block RAM to the instruction fetch stage to be able to read instructions from the inst memory. It is crucial to write tests to stress this portion of the processor; we suggest writing tests that first write instructions to the instruction memory, and then jump (using jalr) to instruction memory to see the right instructions are executed.
- 10. Add cycle counters. Begin to add the memory mapped IO components, by first adding the cycle and instruction counters. These are just 2 32-bit registers that your CPU should update on every cycle and every instruction respectively. Write tests to verify that your counters can be reset with a SW instruction, and can be read from using a LW instruction.
- 11. Integrate UART. Add the UART to the memory stage, in parallel with the data, instruction, and BIOS memories. Detect when an instruction is accessing the UART and route the data to the UART accordingly. Make sure that you are setting the UART ready/valid control signals properly as you are feeding or retrieving data from it. This part can be tricky, ask a TA for a full explanation of how a program would communicate with the UART. We have provided you with the echo\_testbench which performs a test of the UART. You should extend this testbench with more comprehensive tests, as many bugs can be traced to a faulty UART integration.
- 12. Run the BIOS. If everything so far has gone well, you can try making the CPU with instantiating the BIOS memory with the BIOS program. Impact the CPU on the board and verify that the BIOS performs as expected. As a precursor to this step, you might try to make the CPU with instantiating the BIOS memory with the echo program, since it is a smaller and easier to analyze program.
- 13. Run matrix multiply. As a final step to check your implementation, you should be able to load the mmult program with the coe\_to\_serial utility, and run mmult on the FPGA. Verify that it returns the correct checksum.
- 14. **Check CPI.** Now that your processor is complete as far as functionality goes, compute the CPI when running the mmult program. If you achieve a CPI below 1.2, that is acceptable, but if your CPI is larger than that, you should think of ways to reduce it. With this step complete, you are ready for the next checkpoint.

#### 2.21 Checkoff

The checkoff for this specification is divided into two stages: block diagram/design and implementation. The second part will require significantly more time and effort than the first one. As such, completing the block diagram in time for the design review is crucial to your success in this project.

#### 2.21.1 Checkpoint 1: Block Diagram

The first checkpoint requires a detailed block diagram of your datapath. The diagram should have a greater level of detail than a high level RISC datapath diagram. You may complete this electronically or by hand. If working by hand, we recommend working in pencil and combining several sheets of paper for a larger workspace. You should also be able to describe in detail any smaller sub-blocks in your diagram. If working electronically, you can use a schematic capture program, Logisim, or anything that can produce a diagram that is easily modifiable. Though the textbook diagrams are a decent starting place, please remember that they use asynchronous-read memories for the instruction and data memories, and we will be using synchronous-read block RAMs. Additionally, at this point we recommend that you have a completely functional UART, ALU, ALU decoder, and register file modules (see 2.8), though we will not be checking this.

Checkpoint 1 is due in lab no later than Week of October 22. You are required to go over your design with a GSI during lab. Be prepared to talk generally about how you came up with your design and defend your design decisions.

### 2.21.2 Non-Checkpoint Weeks

In labs, you probably found that you spent significantly more time debugging and verifying your design than actually writing Verilog. Though your skills are continually improving, this project involves a complex system and as such, bugs are inevitable. Design verification can take more than twice as long as writing the initial implementation. Given this, we recommend that you have completed your first stab at writing the Verilog and associated module testbenches for your processor by the end of this week.

#### 2.21.3 Checkpoint 2: Base RISCV151 System

This checkpoint requires a fully functioning three stage RISC-V CPU as described in this specification. Checkoff will consist of a demonstration of the BIOS functionality, storing a program (echo and mmult) over the serial interface, and successfully jumping to and executing the program.

Checkpoint 2 materials should be committed to your project repository by Week of November 5.

## ${\bf 2.21.4}\quad {\bf Checkpoints}\ {\bf 1}\ \&\ {\bf 2}\ {\bf Deliverables}\ {\bf Summary}$

Deliverable	Due Date	Description
Block Diagram	Week of October 22	Sit down with a GSI and go over your design in detail
RISC-V CPU	Week of November 5 Check in code to Github	Demonstrate that the BIOS works, you can use coe_to_serial to load the echo program, jal to it from the BIOS, and have that program successfully execute. Load the mmult program with coe_to_serial, jal to it, and have it execute successfully and return the benchmarking results and correct checksum. Your CPI should be under 1.2

## 3 Checkpoint 3 - I/O Interfacing, FIFOs, I2S Controller

In checkpoint 3 of this project you will implement a memory mapped I/O interface to user inputs and outputs (push buttons, LEDs, and switches). To buffer user inputs to your processor you will integrate the FIFO built in lab.

We will then add the tone\_generator created in lab to our design as a peripheral and allow programs to access its tone\_switch\_period and output\_enable inputs over memory mapped I/O. You will be able use your processor to simulate the music\_streamer FSM built in lab using software only.

Finally, you will extend your I<sup>2</sup>S audio controller created in lab to fetch samples from an asynchronous FIFO that the processor will write to. This will allow your processor to synthesize and send arbitrary waveforms to the I<sup>2</sup>S DAC. Once you have this checkpoint's modules working, you will be able to load a program onto your processor which allows you to use your keyboard as a piano. The program synthesizes sine waves of various frequencies based on what key you are pressing and will transmit the wave to the codec so you can hear the music you play through your headphones.

Get started by pulling the latest skeleton files from the staff repository: git pull staff master.

## 3.1 User I/O Interfacing

In lab, you built a synchroniser, debouncer and an edge detector that were used to take in various user inputs (push buttons mostly). Now, we want our processor to have access to these inputs (and the switches) and also to be able to drive outputs such as the LEDs. We will extend our memory map to give user programs access to these I/Os.

When a user pushes a button on the Pynq-Z1 board, the button's signal travels through the synchroniser  $\rightarrow$  debouncer  $\rightarrow$  edge detector chain. The result is a single clock cycle wide pulse coming out of the edge detector that represents a single button press. If we just extended our memory map to directly include the outputs from the edge detector, the processor would have to read from those locations on every clock cycle to be sure it didn't miss any user inputs.

(We will sometimes refer to these devices as GPIO, meaning General-Purpose I/O.)

This is clearly not feasible as it would starve our processor. We need a way to buffer user inputs and let the processor consume them when it has time to do so. This buffer will be implemented as a FIFO.

#### 3.1.1 Hookup FIFO to User I/O

We'll use the FIFO to buffer user I/O signals for the RISC-V core to consume via memory-mapped I/O. We want to give the processor access to these I/Os:

- Switches
- GPIO LEDs (the ones on the Pynq-Z1 board)

- Push-buttons
- PMOD LEDs

Note: You won't be able to use the PMOD LEDs at the same time as the USB UART and the I2S controller, owing to a lack of PMOD ports on the Pynq-Z1. You can thus omit the PMOD\_LEDS signal from the memory connection; it's left in for illustrative purposes.

Here is the new memory map:

Table 4: Updated Memory Map with User I/O

Address	Function	Access	Data Encoding
32'h80000000 32'h80000004 32'h80000008	UART control UART receiver data UART transmitter data	Read Read Write	{30'b0, DataOutValid, DataInReady} {24'b0, DataOut} {24'b0, DataIn}
32'h80000010 32'h80000014 32'h80000018	Cycle counter Instruction counter Reset counters to 0	Read Read Write	Total number of cycles Number of instructions executed N/A
32'h80000020 32'h80000024	GPIO FIFO Empty GPIO FIFO Read Data	Read Read	{31'b0, empty} {28'b0, BUTTONS[3:0] }
32'h80000028	Switches	Read	{30'b0, SWITCHES[1:0]}
32'h80000030	GPIO LEDs & PMOD LEDs	Write	{16'b0, PMOD_LEDS[7:0], 2'b0, LEDS[5:0]}

We want to use our FIFO for the signals enumerated in the GPIO FIFO Read Data row. On any given clock cycle, when any of the button signals pulse high, the FIFO should be written to with the status of all the button signals. The CPU should be able to read the empty signal of the FIFO, and it should be able to read out data from the FIFO with the FIFO's rd\_en signal controlled by your memory logic.

Modify z1top.v and Riscv151.v by instantiating your FIFO, hooking up its ports to the user I/O signals, and connecting your FIFO's read interface to the RISC-V core.

#### 3.1.2 User I/O Test Program

We have provided a program that you can use to test your FIFO and memory map. It is found in software/user\_io\_test. To run it, synthesize, implement and program your FPGA design as usual. Then, reset your design. Run make in the user\_io\_test folder, and then run coe\_to\_serial user\_io\_test.coe 30006000. Then screen and jal 10006000 from the BIOS to jump into the user I/O test program.

This program has several commands to help you debug and verify functionality:

• read\_buttons - This command will have the CPU read from the GPIO FIFO until it is empty, decode the button press data, and print it out.

- read\_switches This command will have the CPU read the slide switches' address and will print out the state of the switches.
- led <data> This command will write the <data> (32-bits in hex) that you specify to the GPIO LEDs address. Keep in mind we only have 6 LEDs on the board (unless you use the LED PMOD), so you only write values up to 0x3F.
- exit Jump back into BIOS.

Once you are confident that all the user I/Os are working, move on to the next section.

## 3.2 Tone Generator Hookup

Copy over your tone\_generator.v from Lab 5 to the hardware/src/audio/ directory. Recall that your tone\_generator takes a tone\_switch\_period which describes how many clock cycles the tone\_generator takes to invert its square\_wave\_out output. There is also an output\_enable input into the tone\_generator which gates the square\_wave\_out output low.

We want to give our RISC-V core the ability to set the tone\_switch\_period and the output\_enable of the tone generator. Here is the addition to the memory map:

Table 5: Tone Generator Memory Map Additions

Address	Function	Access	Data Encoding
32'h80000034	Tone Generator Output Enable	Write	{31'b0, output_enable}
32'h80000038	Tone Generator Tone Switch Period	Write	$\{8'b0, tone\_switch\_period[23:0]\}$

Modify z1top.v and Riscv151.v. Instantiate the tone\_generator at the top level and connect square\_wave\_out to the AUDIO\_PWM output. The output\_enable signal should be connected to the AND of BUTTONS[0] and the register that's written by the CPU. The tone signal should be connected to another register that's written by the CPU via memory mapped I/O.

Modify your CPU to take in and output any signals it needs for this tone generator hookup.

#### 3.2.1 Testing the Tone Generator

We have provided a program to test your tone generator and its memory map. It can be found in software/tone\_gen\_test/. Compile and run the program just as you did for the user\_io\_test. Make sure the first slide switch is on. jal to the program from the BIOS, and you can play with these commands:

- on Flips the output enable register high
- off Flips low the output enable register low
- tone <tone\_switch\_period> Writes the user specified tone\_switch\_period (32-bits in hex) to the tone switch period address

• exit - Jumps back to the BIOS

Calculate the tone\_switch\_period for a 440Hz tone with a 50 MHz clock and try sending the command for that through the test program. Verify that the piezo speaker is buzzing at 440Hz by comparing it to a square wave at the same frequency via a tone generator.

#### 3.2.2 Music Streamer in Software

Now that we have access to user I/Os and access to the tone generator, we can fully implement the music streamer and sequencer FSM from lab 4 entirely in software!

The music streamer program can be found in software/music\_streamer. To use this program, use the same scripts from Lab 3 to generate a music data file from a MusicXML file, and then convert that data file to a static array declaration that can be used in a C program.

```
python scripts/musicxml_parser.py musicxml/Row_Row_Row_Your_Boat.mxl music.txt
```

You will now have a music.txt file in the /software/music\_streamer directory with the music data. Now we use the c\_array\_generator.py script to create a static array declaration using this file


```
python scripts/c_array_generator.py music.h music.txt
```

Now, we have a file called music.h that has a static array declaration filled with the music data. This serves exactly the same purpose as the ROM that was generated in Lab 3.

To build the music\_streamer program and place it on your processor, execute:

```
make
coe_to_serial music_streamer.coe 3000a000
screen $SERIALTTY 115200
151> jal 1000a000
```

The music\_streamer functions exactly like it does in Lab 3, but the state machine that was implemented directly in hardware, is now implemented in software. Here is the state machine diagram for reference:



The program will print out information as you transition the state machine, edit notes in the sequencer, and modify the tempo.

### 3.3 I<sup>2</sup>S Controller Hookup

You will also integrate your I<sup>2</sup>S controller from labs 5, and 6. Copy over and modify your controller design from previous labs to integrate it into your system. Also copy over your FIFO implementation into /hardware/src/io\_circuits/fifo.v. One immediate difference is that the driving clock for the I<sup>2</sup>S has changed. If you had parameterised your design in the labs, this shouldn't make much difference. More importantly, we will now need to use an asynchronous FIFO as the PCM data buffer between the CPU and your DAC control logic. This allows the controller and CPU to run at different clock speeds, and gives us some freedom to optimise them independently.

We have provided an implementation of an asynchronous FIFO inside of /hardware/src/io\_circuits/async\_fife An asynchronous FIFO works like a synchronous FIFO, except for the fact that the read and write interfaces are clocked by different clocks (with no known phase or frequency relation).

An asynchronous FIFO is constructed similarly to a synchronous FIFO with a two ported RAM, a read and write pointer, and some logic to generate the full and empty signals. One difference is that the two ported RAM has two independently clocked ports. Another difference is that the read and write pointers need to be properly transferred to the other clock domain before going through the full and empty signal generation logic. Look through the implementation we provided to get a feel for how the asynchronous FIFO works.

Modify your I<sup>2</sup>S controller to fetch PCM samples from the async FIFO on every sample frame. **Make your I<sup>2</sup>S controller samples 24 bits wide, as in the previous labs.** You should attempt to fetch a new sample from the FIFO and use it as the PCM data for the left and right channel together (i.e., mono output, not stereo). If the FIFO is empty, then your I<sup>2</sup>S controller should continue playing the last sample it received for the next frame. You should fetch from the FIFO on the bit clock.

After modifying your controller for the new design specs, instantiate it in z1top.v, hook it up to an instance of the async FIFO, and hook the FIFO's write interface into the RISC-V core. Here is the memory map:

Table 6: I<sup>2</sup>S Controller Memory Map

Address	Function	Access	Data Encoding
	I <sup>2</sup> S FIFO Status	Read	{31'b0, I <sup>2</sup> S FIFO full}
	I <sup>2</sup> S FIFO Send Sample	Write	{12'b0, I <sup>2</sup> S FIFO din[23:0]}

## 3.3.1 I<sup>2</sup>S Controller Integration Testbench

An integration testbench has been provided in /hardware/src/testbenches/i2s\_integration\_testbench.v. The software for this testbench is in /software/i2s\_integration\_tb/i2s\_integration\_tb.c.

This testbench performs an end-to-end check of your I<sup>2</sup>S controller, the CPU's I<sup>2</sup>S FIFO memory map, and the async FIFO. It verifies that all parts of your system can successfully communicate with each other and pass data along. If you look at the software, you will see that the testbench involves sending the PCM samples -50, -49, ..., 49, 50 to the async FIFO, which should then be read and transmitted to the codec by the I<sup>2</sup>S controller.

You can run this testbench as usual from within the Vivado simulator (or in ModelSim). This testbench instantiates zlop so you need to have your I<sup>2</sup>S controller, I<sup>2</sup>S async sample FIFO, and RISC-V core properly hooked up at the top-level.

View the waveform generated by the program's execution to verify the output. In particular, verify that the CPU wrote all the PCM samples to the async FIFO and that the I<sup>2</sup>S controller pulled out every sample from the async FIFO and sent it to the codec. Make sure that you verify that the FIFO is empty as soon as PCM sample 50 is pulled from the FIFO, and that once the FIFO is empty, the I<sup>2</sup>S controller keeps replaying the last sample that it fetched from the FIFO (50).

A common bug is to make naive assumptions about the async FIFO interface. Remember that the async FIFO is synchronous on both the read and write interface with respect to the read and write clocks. Thus, when reading from the FIFO, if rd\_en is asserted on a rising read clock edge, the dout signal will have the data after the rising edge. This also means that you should check the empty condition on the same edge that rd\_en is asserted, and not on the next cycle.

## 3.3.2 I<sup>2</sup>S Controller Testing - Tone Program

We have provided a program in software/i2s\_basic\_test/ that sends samples to the I<sup>2</sup>S controller via the memory mapped I/O interface. Build and run this program just like mmult. Plug in your headphones or speakers to the headphone jack on the board. This program sends a square wave of a certain frequency to the I<sup>2</sup>S sample FIFO.

## 3.3.3 I<sup>2</sup>S Controller - Piano Program

To test your I<sup>2</sup>S controller, a program is provided that will use your processor to generate sine waves and send them to the I<sup>2</sup>S controller via the async FIFO memory map. This program is in /software/i2s\_piano. Compile and run this program in the same way as the previous ones.

Once you execute jal 10006000, you should be able to use your keyboard as a piano and play notes by typing into screen (very similar to lab 6). You will hear the output coming from the headphone jack. To switch octaves, hold down the shift key while playing keys. You may want to look at the keymap in i2s\_piano.c to figure out what characters map to what notes.

You might have to turn up the volume on your headphones or speakers to hear the output properly.

## 3.4 Checkpoint 3 Deliverables Summary

Deliverable	Due Date	Description
User I/O + FI- FOs + I <sup>2</sup> S Con- troller	Week of November 12 - In lab checkoff	Demonstrate the working user IO test program and the music streamer program. Explain your testing methodology for the FIFOs and any system level integration testbenches you created. Demonstrate the piano program.

## 4 Checkpoint 4 - HDMI, Line Accelerator, DRAM

In Checkpoint 4 of this project, you will implement (part of) an HDMI controller with a frame buffer that can be written to by both your CPU and a line-drawing accelerator. You will implement the line-drawing accelerator to take arguments from your CPU and fill in the frame buffer for you, with lines. At first you will use a block RAM frame buffer. As an extension, you will use the Pynq-Z1's DRAM to support full 8-bit colour output.

#### 4.1 HDMI

HDMI (High Definition Multimedia Interface) transmits uncompressed digital video (and audio), pixel-by-pixel. It uses the same signalling mechanism as DVI, which is why the two are trivially interoperable with a simple adapter. The bulk of the signalling is done over four separate physical channels: one for each of the red, green and blue data, and a clock to synchronise pixel data across the channels.

Physically, HDMI uses Transition-minimised Differential Signalling (TMDS). The Pynq-Z1 vendor, Digilent, provides an IP block to perform the necessary TMDS encoding for us. It also instantiates the right types of specialised buffer devices within the FPGA (e.g. OBUFDS, an output buffer for a differential signal) to connect the HDMI port. This has been instantiated for you in z1top, leaving you to generate the pixel data for each frame in the output signal according to the timing description below.

## 4.2 Adding Digilent HDMI Buffer/Encoder IP

#### 4.2.1 Adding a Path to your IP Catalog

Before you can use the Digilent buffer IP, you must add its sources to your Vivado project's IP Catalog. The sources are located in hardware/src/video/rgb2dvi. Unlike the block RAMs, which were defined with a .xcix file, we have to first extend our IP Catalog, then find the module in and add it through there.

In Vivado, go your project's settings from either the Flow Navigator pane or from  $Tools \rightarrow Settings$ . Expand IP in the tree on the left, under  $Project\ Settings$ , and select Repository.

### Then:

- 1. Click the + icon to add a new source path.
- 2. Navigate to and select the hardware/src/video/rgb2dvi directory.
- 3. Click OK.

#### 4.2.2 Adding IP from the IP Catalog

With the new IP sources added:

- 1. Select Window menu  $\rightarrow IP$  Catalog (or from the Flow Navigator pane).
- 2. Search for "rgb2dvi".
- 3. Your search should return "RGB to DVI Video Encoder (Source)", double-click it.
- 4. In the Customize IP screen that comes up, under TMDS clock range, select < 120 MHz
- 5. Accept by clicking OK.
- 6. If the Generate Output Products screen appears, just leave defaults and select Generate.
- 7. You should now see rgb2dvi\_0 under your project's **Design Sources** if you haven't already, right click it and Generate Output Products.

## 4.3 Building the Video Controller

To send video data to a monitor, we need to strobe the HDMI\_V, HDMI\_H, HDMI\_DE, and HDMI\_D[23:0] signals appropriately. (The differential clock is handled by the Digilent encoder/buffer IP.) The way to drive these signals comes from the VGA timing spec.

## **4.3.1** Timing




Figure 4: VGA timing scheme

The VGA protocol uses a strict clock synchronization protocol to draw each pixel on screen from left to right, then top to bottom. It uses two synchronization signals: a horizontal sync and a vertical sync. The vertical sync signal denotes the beginning of a image, or frame. The horizontal sync signal denotes the beginning of each horizontal line of pixels. Both signals are active low.

For each of sync signals, there are 4 major components: the sync pulse, the back porch immediately following, the display active time, and the front porch before the next sync signal. Only during the display active time do we want to be sending valid data to our HDMI controller.

Video Line

Horiz. Sync

25.17 µs

26.11 µs

29.88 µs

31.77 µs

Vertical Blanking

Vert. Sync

15.25 ms

15.70 ms

15.764 ms

16.784 ms

Figure 5: VGA timing detailed




Figure 6: VGA frame with timing

Note that during the vertical sync pulse, the horizontal sync pulse should be inactive as to not denote the start of a line.

### 4.3.2 Parameters

We will be using a resolution of  $1024 \times 768$  at a 60 Hz refresh rate. This will require us to use a 65 MHz clock and the following timing parameters.

Table 7: VGA Timing for 1024 x 768 at 60 Hz (XGA)

Name	Pixel/Line Length	Real Time
H Sync Pulse	136	2.09 us
H Back Porch	160	2.46  us
H Visible Area	1024	15.7 us
H Front Porch	24	0.37  us
V Sync Pulse	6	124 us
V Back Porch	29	600 us
V Visible Area	768	15.9  ms
V Front Porch	3	62 us

Here is how the sync and DE signals should be driven:

- 1. At the start of the frame, assert HDMI\_V for V Sync Pulse horizontal lines (each horizontal line consists of 1344 pixels or clock periods)
- 2. Don't assert any signals for V Back Porch horizontal lines
- 3. For V Visble Area lines perform the following sequence:
  - (a) Assert HDMI\_H for H Sync Pulse clock periods
  - (b) Don't assert any signals for H Back Porch clock periods
  - (c) Assert HDMI\_DE and place the pixel data on HDMI\_D[23:0] for H Visible Area clock periods
  - (d) Don't assert any signals for H Front Porch clock periods
- 4. Don't assert any signals for V Front Porch horizontal lines
- 5. Start again at step #1 to send the next video frame

### 4.3.3 Test With a Static Image

Start by doing git pull staff master in your project source git repository to fetch the latest skeleton file changes.

Try getting your HDMI output to produce a static image using the signal timing described in 4.3.1. That is, use simple logic to assign the same data repeatedly per pixel, remembering that HDMI is uncompressed and requires 8-bit colour for each of red, green, and blue. Modify video\_controller.v to implement the HDMI this. Once done, move on to fetching your pixel data from somewhere more interesting.

### 4.4 Frame Buffer

The video controller has to continuously send data to the HDMI encoders: pixel by pixel. It needs a place whence to fetch this pixel data. Also, our CPU needs to be able to control what colour a pixel takes. The place we store this pixel data is called the frame buffer. We are targeting an output resolution of  $1024 \times 768$ , which gives us a total of 786432 pixels.

We'd like to provide 8-bit colour to the HDMI interface. Unfortunately, this imposes a significant memory requirement for us. We'd need at least  $3 \times 8 = 24$  bits of data for each pixel; if we want to make things easy and word-align the data, that's a whole 4 bytes per pixel. For a  $1024 \times 768$  image, that means we need  $1024 \times 768 \times 4 = 3145728$  bytes of memory per frame.

A block RAM frame buffer at these dimensions would not fit in our FPGA (or it would consume all of our resources). So we will initially use only one-bit colour, which will have to be turned into 8-bit values for the HDMI signal. Our data will represent black or "white". We will tint our "white" a slight blue.

After implementing the block RAM frame buffer, you can extend your design to use the Zynq PS DDR DRAM instead, storing full 8-bit colour for each frame - see section 4.6.

#### 4.4.1 Block RAM

Each 1-bit line of this RAM will be assigned a byte address. Each byte will be either high or low, representing a light or dark pixel. The pixels will be ordered left to right, then top to bottom. This mathces the VGA pixel order.

The CPU will be able to write to the frame buffer just like it writes to the data memory. Thus we need to reserve an address space for it. To make space for all 786432 pixels, we will reserve the addresses 0x90000000 through 0x900BFFFF for the frame buffer.

Table 8: Framebuffer Memory Map Additions

${f Address}$	Function	Access	Data Encoding
32'h90XXXXXX	Frame Buffer	Write	{31'b0, data}

You should treat the address space as a flattened matrix (or 2D array) to compute the pixel for a given coordinate on screen. That is, for (x, y) coordinates where  $x \in 0, 1, ... 1023$  and  $y \in 0, 1, ..., 767$  the memory address becomes 0x900000000 + (y << 10) + x. You can assume that all writes to the frame buffer come from sb (store byte) instructions.

Just as you did with the BIOS, instruction and data memories, you will have to import another block RAM IP for this frame buffer. Import the directory hardware/src/video/framebuffer into your sources. Customise and generate its output products as you did for earlier block RAMs.

### **4.4.2** Hookup

You will need to instantiate and connect together your video controller, frame buffer memory and the HDMI encoder in z1top. You can add additional ports to your CPU so it can write to the frame buffer. In z1top the reset signal to be used with your HDMI controller should be video\_reset, NOT reset.

The Digilent HDMI encoder will be instantiated for you in the updated skeleton code. These are mostly provided as examples; you can change them if you wish.

### 4.4.3 Testing

Fall 2018 Note: Unfortunately, we do not have good simulation models for you to check your timing diagrams automatically. It is recommended that you write a simple testbench that allows you check the relative timings of your output HDMI waveforms, as you did for the I<sup>2</sup>S controller. However, since the Digilent buffer/encoder IP takes care of the clock timing, this should be relatively straightforward.

We will provide HDMI-to-DVI adapters for you to test your boards with monitors in the lab. Connect the HDMI cables to the HDMI\_OUT port on your Pynq-Z1.

Put the graphics program on your FPGA using coe\_to\_serial as usual. Once you jal 10006000 to it and can see the graphics > prompt, you have access to these commands.

- 1. **setup** You should run this to configure the Chrontel chip over I2C
- 2. **test\_pattern** This will configure the Chrontel chip to output a color bar test pattern over the video cable. To go back to framebuffer fetch mode run 'setup' again.
- 3. **fill** [0/1] This will fill the framebuffer with either 0s or 1s.
- 4. **swline** [0/1] x0 y0 x1 y1 This will draw a line of color 0 or 1 from (x0, y0) to (x1, y1) using the CPU.
- 5. **pixel** [0/1] x y This will draw a single position at coordinate (x, y). This is useful for checking that all corners of the video frame can be written to.
- 6. exit Return to BIOS.

### 4.5 Hardware Accelerated Line Drawer

### 4.5.1 Line Drawing

We have included a skeleton accelerator in hardware/src/video/accelerator.v. The purpose of this module is to receive a 'line draw' command from the CPU and then execute the correct pixel writes to the framebuffer to draw a line. The accelerator should be clocked with the cpu\_clk\_g.

You should modify this module to implement Bresenham's Algorithm. You can find some helpful slides here: https://inst.eecs.berkeley.edu/~cs150/fa10/Lab/CP3/LineDrawing.pdf.

You should implement a ready/valid interface using the RX\_ready and RX\_valid signals. When RX\_valid is pulsed by the CPU, you should register x0,y0,x1,y1,color internally and should pull RX\_ready low until the line is written to the framebuffer.

#### 4.5.2 Arbiter

With the addition of the accelerator, the framebuffer now has write contention between the CPU and the accelerator. Since the framebuffer only has 1 write port, only the CPU or the accelerator can write to it on a given clock cycle. We resolve this issue using an arbiter. An implementation is provided for you in hardware/src/video/arbiter.v.

Our arbiter is very simple; it always prioritizes the requests of the accelerator over the CPU. You will use the arbiter to hook the accelerator and the CPU to the framebuffer in z1top.

### 4.5.3 Hookup + Testing

You should modify Riscv151.v and/or z1top.v to instantiate your framebuffer and arbiter.

You should create memory-mapped registers for x0,x1,y1,y0,color,fire and you can decide what addresses they should map to. When a write to the fire is performed, the RX\_valid signal should be pulsed for one cycle. You can add to the memory map in software/151\_library/memory\_map.h if you want.

### 4.5.4 Extend Graphics Program

Once your accelerator works in simulation, you should extend the graphics program to use your accelerator for drawing lines. In graphics.c, add a command called 'hwline' which takes the same arguments as 'swline' but uses your accelerator instead of the CPU to draw the line. Now, test it on the FPGA.

### 4.6 DRAM (Optional)

(I had this working, now I don't. Lucky you. TBA.)

### 4.7 I<sup>2</sup>S Visual Piano

We have written a piano program which uses the HDMI controller to display a live view of the waveform being sent to the I<sup>2</sup>S controller. It can be found in software/i2s\_piano\_visual.

To use this program:

- 1. Load and jal to the graphics program. Execute the 'setup' command.
- 2. Load and jal to the i2s\_piano\_visual program. Pressing a key should play a piano note through the headphone jack.

- 3. You can spin the rotary wheel to change the 'update rate/decimation factor' that's used to send the waveform to the framebuffer. Spinning the wheel left will 'zoom in' and spinning the wheel right will 'zoom out'. Pushing the wheel in will reset the 'decimation factor' to the default value.
- 4. You should be able to see how pressing a key with a higher note pitch results in a higher frequency sine waveform.

# 4.8 Checkpoint 4 Deliverables Summary

Deliverable	Due Date	Description
HDMI video controller + line drawing accelerator		Demonstrate a working static image test. Demonstrate line or image drawing from both the CPU and the accelerator. Demonstrate the I <sup>2</sup> S visual piano.

# 5 Final Checkpoint - Optimization

This optimization checkpoint is lumped with the final checkpoint and the checkoff will occur at the same time. This part of the project is designed to give students freedom to implement the optimizations of their choosing to improve the performance of their processor.

The general optimization goal for this project is to achieve maximal performance on the mmult program, as defined by the 'Iron Law' of Processor Performance.

$$\frac{\mathrm{Time}}{\mathrm{Program}} = \frac{\mathrm{Instructions}}{\mathrm{Program}} \times \frac{\mathrm{Cycles}}{\mathrm{Instruction}} \times \frac{\mathrm{Time}}{\mathrm{Cycle}}$$

Your goal is to minimize the execution time of mmult. The number of instructions is fixed, but you have freedom to change the CPI and the CPU clock frequency. Often you will find that you will have to sacrifice CPI to achieve a higher clock frequency, but there also will exist opportunities to improve one or both of the variables without compromises.

### 5.1 Clock Generation Info + Changing Clock Frequency

Open up z1top.v. You will notice a top level input called USER\_CLK. This signal comes from a crystal on the ML505 board and it comes into our FPGA design. It is a 125 MHz clock signal, which we will use to derive our CPU clock.

Scrolling down a little further, you will see an instantiation of PLLE2\_ADV, which is a PLL (phase locked loop) primitive on the FPGA. This is a circuit that lets us create a new clock from a known clock with a user-specified multiply-divide ratio.

The CLKIN input clock of the PLL. is driven by the 125 MHz user\_clk\_g (buffered USER\_CLK). The PLL divides this frequency by the DIVCLK\_DIVIDE parameter, which is set to 5. Thus, internally, the PLL creates a 25 MHz clock. Then, this multiplied clock is divided by CLKFBOUT\_MULT parameter and divided by the CLKOUTO\_DIVIDE parameter. In our case, this yields 125\_000\_000 / 5 \* 34 / 17 = 50\_000\_0 our desired CPU clock. Finally, the multiplied and divided clock shows up at the CLKOUTO output clock of the PLL, which is connected to cpu\_clk. The cpu\_clk is buffered and cpu\_clk\_g is used in our CPU and other modules.

Play around with the multipliers and divisors in the PLL to generate a faster (or slower) clock. You may have to consult Xilinx's documentation on the PLL2E\_ADV primitive. (You can also use the Clocking Wizard IP generator in Vivado to generate this instantiation.) The parameters can't be set arbitrarily and there are a few caveats. The multipliers and divisors must be integers and you must fall within the device's operating frequency range - Vivado will complain if you don't. A few frequencies to try are: 60 MHz, 75 MHz, and 100 MHz.

# 5.2 Critical Path Identification

Begin by pulling the latest skeleton files from the staff repository: git pull staff master. After running synthesis and implementation, your FPGA design will be placed and routed, and timing

analysis will be performed to determine the critical path(s) of your design. The timing tools will automatically figure out the CPU clock timing constraint based on the multiply-divide ratio you used in your PLL.

You can find the critical path in the timing reports from your implementation step (in the Flow Navigator). Expand  $Implemented\ Design \rightarrow Select\ Report\ Timing\ Summary$ . You are interested in the timing paths for cpu\_clk\_g which is the clock used by your CPU and the rest of your design.

What is your critical path?

For each timing path look for the attribute called "slack". Slack describes how much extra time the combinational delay of the path has before the rising edge of the receiving clock. It is a setup time attribute. Positive slack means that this timing path resolves and settles before the rising edge of the clock, and negative slack indicates a setup time violation.

You will then see the source and destination of the path which you can usually map to a net in your design. You can also see (And even visualise) the actual logic path that starts at the source and follows some logic in your design until it gets to the destination.

There are 3 common delay types that you will encounter during optimization. Most of the Trc\* delays are RAM delays that represent either Clk-to-q delays or setup time constraints. Tilo delays are combinational delays through LUTs. net delays are routing delays. If you want details on a specific delay type, check the Virtex 5 Datasheet starting from page 40.

net delays include a fanout attribute. You will likely want to minimize fanout of a given net along a timing path in order to reduce routing delay. You will notice that as a percentage of total delay, routing dominates over combinational logic delay. As you continue optimization, you can reach the point where the routing delay percentage of total delay will be roughly one-half.

### 5.2.1 Finding Actual Critical Paths

When you first check the timing report with a 50 MHz clock, you might not see your 'actual' critical path. 50 MHz is an easy timing constraint for the tools to meet for most CPU designs and thus, the tools will only attempt to optimize routing until timing is met, and will then stop. The critical paths you see in the report may not be the 'actual' critical paths since the tools haven't been pushed to the limit.

We recommend that you begin optimization by increasing the clock frequency slowly and re-running synthesis and implementation until the routing tool fails to meet timing. At this point, you know that the tools tried as hard as they could and just missed timing, so then the critical paths you see in the report are the 'actual' ones you need to work on.

As an aside, don't try to increase the clock speed up all the way to 100 MHz initially, since that will cause the routing tool to give up even before it tried anything. Thus, you will get 'false' critical paths, that aren't necessarily where you should spend your time when optimizing.

# 5.3 Optimization Tips

As you work on achieving a higher clock speed, you will likely notice that the routing tool (PAR) is quite temperamental. You may find that your design might meet timing for a given clock speed, but after making a small, insignificant design change, the tool fails to meet timing. This is because PAR uses a random seed as a starting point in its algorithm. Sometimes it is a 'good' seed and yields an optimal result, but a small design change may cause the same seed to become 'bad' for that design and it yields a sub-optimal result.

As you optimize your design, you will want to try running mmult on your newly optimized designs as you go along. You don't want to make a lot of changes to your processor, get a better clock speed, and then find out you broke something along the way.

You will find that sacrificing CPI for a better clock speed is a good bet to make in some cases, but will worsen performance in others. You should keep a record of all the different optimizations you tried and the effect they had on CPI and minimum clock period; this will be useful for the final report when you have to justify your optimization and architecture decisions.

There is no limit to what you can do in this section. The only restriction is that you have to run the original, unmodified mmult program so that the number of instructions remain fixed. You can add as many pipeline stages as you want, stall as much or as little as desired, add a branch predictor, or perform any other optimizations. If you decide to do a more advanced optimization (like a 5 stage pipeline), ask the staff to see if you can use it as extra credit in addition to the optimization.

You will be graded based on the best mmult performance you were able to achieve, as well as your documentation/reasoning for your architecture modifications in the process of optimization. You need to also take into consideration area usage when optimizing, so be sure to keep records as you optimize.

# 6 Optimizations, Extra Credit, and Grading

All groups must complete the final checkoff by Week of December 3. Use the week prior to your final checkoff for code cleanup, optimizations, late checkpoints, and optional extra credit projects.

### 6.1 Grading on Optimization

To receive full credit, you must demonstrate a working CPU at an optimized clock frequency (above 50MHz) that has a working BIOS, can load and execute programs (both echo and mmult), can receive, process, and send to user I/O, and has a working I<sup>2</sup>S controller. Additionally, you will be graded on total FPGA resource utilization, with the best designs using as few resources as possible. If you are unable to make the deadline for any of the checkpoints, it is still in your best interest to complete the design late, as you can still receive most of the credit if you get a working design by the final checkoff.

Credit for your area optimizations will be calculated using a cost function. At a high level, the cost function will look like:

$$Cost = C_{LUT} \times \#ofLUTs + C_{RAMB} \times \#ofRAMBs + C_{REG} \times \#ofSliceRegisters$$

where  $C_{LUT}$ ,  $C_{RAMB}$ , and  $C_{REG}$  are constant value weights that will be decided upon based on how much each resource that you use should cost. As part of your final grade we will evaluate the cost of your design based on this metric. Keep in mind that cost is only one very small component of your project grade. Correct functionality is far more important.

### 6.2 Checkpoints

We have divided the project up into checkpoints so that you (and the staff) can pace your progress. The due dates are indicated at the end of each checkpoint section, as well as in the **Project Timeline** (Section 7) at the end of this document. During the week each checkpoint is due, you will be required to get your implementation checked off by the GSI in the lab section you are enrolled in.

### 6.3 Style: Organization, Design

Your code should be modular, well documented, and consistently styled. Projects with incomprehensible code will upset the graders.

### 6.4 Final Project Report

Upon completing the project, you will be required to submit a report detailing the progress of your EECS151/251A project. The report should document your final circuit at a high level, and

describe the design process that led you to your implementation. We expect you to document and justify any tradeoffs you have made throughout the semester, as well as any pitfalls and lessons learned (not make excuses for why something didn't work). Additionally, you will document any optimizations made to your system, the system's performance in terms of area (resource use), clock period, and CPI, and other information that sets your project apart from other submissions.

The staff emphasizes the importance of the project report because it is the product you are able to take with you after completing the course. All of your hard work should reflect in the project report. Employers may (and have) ask to examine your EECS151/251A project report during interviews. Put effort into this document and be proud of the results. You may consider the report to be your medal for surviving EECS151/251A.

### 6.4.1 Report Details

You will turn in your project report on Gradescope by the final checkoff date. The report should be around 8 pages total with around 5 pages of text and 3 pages of figures ( $\pm$  a few pages on each). Ideally you should mix the text and figures together.

Here is a suggested outline and page breakdown for your report. You do not need to strictly follow this outline, it is here just to give you an idea of what we will be looking for.

- Project Functional Description and Design Requirements. Describe the design objectives of your project. You don't need to go into details about the RISC-V ISA, but you need to describe the high-level design parameters (pipeline structure, memory hierarchy, etc.) for this version of the RISC-V. ( $\approx 0.5$  page)
- **High-level organization**. How is your project broken down into pieces. Block diagram level-description. We are most interested in how you broke the CPU datapath and control down into submodules, since the code for the later checkpoints will be pretty consistent across all groups. Please include an updated block diagram ( $\approx 1$  page).
- Detailed Description of Sub-pieces. Describe how your circuits work. Concentrate here on novel or non-standard circuits. Also, focus your attention on the parts of the design that were not supplied to you by the teaching staff. For instance, describe the details of your  $I^2S$  controller, FIFOs, DVI controller, and any extra credit work. ( $\approx 2$  pages).
- Status and Results. What is working and what is not? At what frequency (50MHz or greater) does your design run? Do certain checkpoints work at a higher clock speed while others only run at 50 MHz? Please also provide the number of LUTs and SLICE registers used by your design, which can be found by running make report. Also include the CPI and minimum clock period of running mmult for the various optimizations you made to your processor. This section is particularly important for non-working designs (to help us assign partial credit). (≈ 1-2 pages).
- Conclusions. What have you learned from this experience? How would you do it different next time? ( $\approx 0.5$  page).
- Division of Labor. This section is mandatory. Each team member will turn in a separate document from this part only. The submission for this document will also

be on Gradescope. How did you organize yourselves as a team. Exactly who did what? Did both partners contribute equally? Please note your team number next to your name at the top. ( $\approx 0.5$  page).

When we grade your report, we will grade for clarity, organization, and grammar. Make sure to proofread and correct mistakes before turning it in. Submit your report to the Gradescope assignment. Only one partner needs to submit the shared report, while each individual will need to submit the division of labor report to a separate Gradescope assignment.

### 6.5 Extra Credit

Teams that have completed the base set of requirements are eligible to receive extra credit worth up to 10% of the project grade by adding extra functionality and demonstrating it at the time of the final checkoff.

The following are suggested projects that may or may not be feasible in one week.

- Branch Predictor: Implement a two bit (or more complicated) branch predictor with a branch history table (BHT) to replace the naive 'always taken' predictor used in the project
- 5-Stage Pipeline: Add more pipeline stages and push the clock frequency past 100MHz
- Audio Recording: Enable capturing mic input from the I<sup>2</sup>S controller (for undergrads)
- RISC-V M Extension: Extend the processor with a hardware multiplier and divider
- 3 (or more) bit color: Increase the size of the framebuffer to have control of the RGB content of each pixel
- Dynamic Resolution: Allow the processor to control the output resolution of the DVI controller at runtime

When the time is right, if you are interested in implementing any of these, see the staff for more details.

### 6.6 Project Grading

- 80% Functionality at project due date. Your design will be subjected to a comprehensive test suite and your score will reflect how many of the tests your implementation passes.
- 5% Optimization at project due date. This grade is a function of the resources used by your implementation. This score is contingent on implementing all the required functionality. An incomplete project will receive a zero in this category.
- 5% Checkpoint functionality. You are graded on functionality for each completed checkpoint. The total of these scores makes up 5% of your project grade. The weight of each checkpoint's score may vary.
- 10% Final report and style demonstrated throughout the project.

Not included in the above tabulations are point assignments for extra credit as discussed above. Extra credit is discussed below:

Up to 10% Additional functionality. Credit based on additional functionality will be qualified on a case by case basis. Students interested in expanding the functionality of their project must meet with a GSI well ahead of time to be qualified for extra credit. Point value will be decided by the course staff on a case by case basis, and will depend on the complexity of your proposal, the creativity of your idea, and relevance to the material taught.

# 7 Project Timeline

Checkpoint	Deliverable	Due Date
1 & 2: RISCV151 Processor	Design Review In-Lab Checkoff	Week of October 22 Week of November 5
3: IO, FIFOs, I <sup>2</sup> S Controller	In-Lab Checkoff	Week of November 12
4: Video/Graphics	Project Interview	Week of November 26
Final Checkoff, Extra Credit, and Optimizations	In-Lab Checkoff Github code submission	Week of December 3 (by appointment)
Final Report	Gradescope submission	Week of December 3

Table 9: EECS151 Fall 2018 Project Timeline