




Title MAIN DESIGN			
Size	Number	STF_MAIN.sch	Revision
A3			1.0
Date:	11.2.2011	Sheet of	0
File:	c:\pcb\design\STF MAIN SchDoc		Drawn By:


1 2 3 4





1 2 3 4














Title RTC @ WATCHDOG interface		
Size A3	Number STF_WDGRTC.sch	Revision 1.0
Date: 11.2.2011		Sheet of 6
File: c:\peb\design\STF_WDGRTC.SchDoc		Drawn By:









A






B




Title ETRAX power interface		
Size A4	Number STF_ETR_PWR.sch	Revision 1.0
Date: 11.2.2011	Sheet of 9	
File: c:\pcb_design\STF_ETR_PWR.SchDoc	Drawn By:	





XC6SLX100-3FGG676C
IO_L81P_M4RESET_4
IO_L88P_VREF_4
IO_L58N_VREF_4
IO_L83P_VREF_4
IO_L83N_VREF_4



Title		
DDR SDRAM interface		
Size	Number	Revision
A3	STF_DDRSDRAM.sch	1.0
Date:	11.2.2011	Sheet of 10
File:	c:\pcb\design\STF_DDRSDRAM.SchD	Drawn By:







Title		
Size		Number
A4		STF_POWER.sch
Date:	11.2.2011	Sheet of
File:	c:\pcb_design\STF_POWER.SchDoc	13
		Drawn By:

1

2

3

4

A

A

B

B

C

C

D

D

1

2

3

4

