FETIMX6UL

Table of Content

I abic	oi Coment
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.


Schematics DevBoard


Revision History


Date	Ву	Description
2015-02-28	Javen	1 Revision A release
2015-05-04	Javen	
		2015-02-28 Javen

- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
 - _B Denotes Active-Low Signal
- <> or [] Denotes Vectored Signals
 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

i.MX6UL EVK Block Diagram ##### Blcok Diagram Rev 1.0 ##### # MCIMX6UL-BB **EMV SIM Socket** smart card HDMI LCD Camera JTAG CAN x2 Micro USB **USB HOST** OV5642 5MP Silicon Image 4.3" TFT 480x272 Freescale MC34901WEF PIN Header Si19022A DISP CSI/SIM USB OTG1 USB OTG2 CAN x2 JTAG # MCIMX6UL-CM NAND **PWR** eMMC/MicroSD **POWER** NAND/SD2/QSPIA eMMC 4.51 Footprint only Discrete PWR NAND/SDIO/QSPI **QSPI FREESCALE** Micron N25Q256A i.MX6UL DDR3/LvDDR3 x16 bits DRAM Micron 8Gb: MT41K512M16 UART I2C/INT RMII x2 125 UART SD1 **Motion Sensors** BlueTooth SD SLOT Ethernet x2 (RMII) CODEC **UART-USB** bridge eCompass MAG3110FCR2 Full Size Silabs CP2102 FPC Module Accelerometer MMA8563FCR1 100Base-TMicrel KSZ8081 Wolfson WM8960 Gyroscope: FXAS21000CQR1








USE IVIA	AP O/1	0/1	0/1	1	0	0	0	0
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC 1 00 - More 01 - Migh/ 10 - SDRS 11 - SDR1	a(/SDR12 snaps	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDNC PST pad (uSDNC2 & 4 only)	SD Loophack Clock Source for SDR50 and SDR104 on 0' - strough SD pad '1' - direct
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 17 - No power cycle 17 - Enabled via USDNC PST pad (USDNC) 4 4 only)	SD Loophack Clock Source for SDRS0 and SDR104 or V - through SD pad 'Y'- direct
NAND	1	BT_TOGGLEMODE	Pages in 60 - 128 01 - 64 10 - 32 11 - 256		Nand Number Of Devices: 00 - 2 01 - 2 10 - 4 11 - Americad		Named Proc. address: bytes: 00 - 2 10 - 4 11 - 5	
	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[
QSPI	Reserved	eSPHS: Half Spend Phase Selection 3: select sampling at non-inverted clack c: select compling at inverted clack	MSDCT: Half Speed Delay selection 0: one clock delay 1: two clock delay	RSPHS: Full Speed Phase Selection 9 : select sampling at non-inverted clack 6: select compling at inverted clack	FSDX11: Full Speed Delay selection 0 : one clock delay 2: two clock delay	Root Frequencies (ARM/DDR) 0 - 500 / 400 MNs 1 - 250 / 200 MNs	Reserved	Reserved
WEIM	Musing Scheme: 00 - A/D16pHW Defor 01 - A+DN 10 - A+DL 11 - Reserved	ult in external boot)	OneNeed 6 00 - 160 01 - 260 10 - 460 11 - Reserv	-	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Spot Frequencies (ABM/DDB) 0 - 500 / 600 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Cali '00' - 1 TBD	bration Step	Bus Width: 0 - 1-bit 1 - 4-bit		elect: SCHICT SCHICT Exerced Harrord	Boot Frequencies (ARAA/DOR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 2.3V 1 - 1.8V	Reserved
MMC/eMMC		Sus White: 000 - 1-bit 001 - 6-bit 000 - 6-bit 100 - 6-bit 101 - 6-bit DOR (MMC 4-4) This - manyord.		10 - A	eiert SONCI SONCI Innerved Innerved	Rect Frequences (ARM/DSG) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 2.27 1 - 1.89	Reserved
NAND	1997 - 3 1997 - 3 1997 - 2 1997 - 3 1997 - 4	Mode 23MHz Premitér Delay, Reo Is GRANCIX cycles. I GRANCIX cycles.	d Letency.	abot 00-2 01-2 10-4 11-8		Boot Frequencies (ARM/DDS) 0 - 500 / 600 MMs 1 - 250 / 200 MMs	Alexand Terrior TV - Christ YV - 22ms (LEA Mand)	Reserved


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
WEIM	Reserved	EEFROM Recovery Enable 0 - Disabled 1 - Enabled Fuse is Reserved for 'Serial-ROM' Boot mode	00 - ECSP1 550 (defeute) 45.50 Assertation3 000 - eCSP1 001 - eCSP1 011 - eCSP1 011 - eCSP1 011 - eCSP1 011 - eCSP1 010 - eCSP					
Serial-ROM	Reserved	CEPROM Recovery Enable 2 - Disabled 1 - Enabled 1 - Enabled Face is Reserved for 'Serial-ROM' Boot mode	eCSPI chip select: 00 - ECSPIn, SSD (default) 01 - ECSPIn, SSI 10 - ECSPIn, SSI 11 - ECSPIn, SSI		eCSFI Addressing: 0 - 2-bytes(16-bit) 1 - 3-bytes(24-bit)	Port Salect: 000 - CCSP1 001 - CCSP2 010 - CCSP3 012 - CCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved		
SD/eSD	Reserved	EEPROM Recovery Enable 2 - Disabled 1 - Enabled Fase is Reserved for 'Serial-ROM' Boot mode	#CSPV chip select: 60 - ECSPW_SSD (default) 61 - ECSPW_SSD 10 - ECSPW_SSD 11 - ECSPW_SSD		eCSPI Addressing: 0 - 2-bytes(16-bit) 1 - 3-bytes(24-bit)	Port Salect: - eCSF12 000 - eCSF12 001 - eCSF12 010 - eCSF12 011 - eCSF44 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved		
MMC/eMMC	Reserved	EEFROM Recovery Enable 0 - Disabled 1 - Enabled Fuse is Reserved for 'Serial-ROM' Boot mode	eCSP(chip select: 00 - ECSPs; 500 (default) 01 - ECSPs; 531 10 - ECSPs; 532 11 - ECSPs; 533		eCSPI Addressing: 0 - 2-bytes(16-bit) 1 - 3-bytes(24-bit)	Port Select: 000 - eCSP1 000 - eCSP2 000 - eCSP1 011 - eCSP2 110 - eCSP1 011 - eCSP2 110 - ERSP1 011 - eCSP2 110 - Reserved 111 - Reserved		
NAND	Reserved	EEROM Accovery Enable 0 - Disabled 1 - Enabled 1 - Enabled Raw is Reserved for Terial-ROM Root mode	eCDF chip salect: 00 - ECPW_SD (default) 01 - ECPW_SD 05 - ECPW_SD 11 - ECPW_SD		eCSPI Addressing: 0 - 2-bytes(16-bit) 1 - 3-bytes(24-bit)	000 eCRF1 001 eCRF2 000 eCRF1 011 eCRF2 010 eCRF1 011 eCRF4 100 Amount 101 Amount 110 Amount 111 Amount		





	FC	R WEIM BOOT	FOR Serial-F	OM BOOT FOR	SD/eSD BOOT			
0x460[7:0]	Reserved	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460[15:8]				Reserved (E	DR3 config options)			
0x460[23:16]	JTAG_SM	ODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SDIeAM 1 - Enable DLL for SDIeAM
0x470[7:0]	DEL Override: 0 - DEL Stove Mode for SO/MENE: 1 - DEL Override Mode for SO/MENE:	SD1_RST_POLARITY_SELECT 0- Reset octive tow 1 - Reset octive high	SD2 Voltage Selection: 0 - 2:2V 2 - 1:8V	Reserved	Disable SDAMAC Manufacture Made 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU _DISABLE	Overside SD PAD Settings (using PAD_SETTINGS value)
0x470[15:8]	SDD_RST_POLARITY_SELECT D - Reset active low 1 - Reset active high	AMMAC & A RESET TO PRO-DUE STATE	Override HYS bit for SD/MMC pads	USDMC_PAD_PLEL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Do not set	USDNC_NOMUN_SION_BIT_ DNABLE 0 - Disable 1 - Enable	USDNC_ADMUN_SREEneb 0 - Disable 1 - Enoble
0x470[23:16]	Reserved	LPB_BOOT (C 100" - LPB Dist 101" - 1 GPIO 110" - Dist by 2 111" - Dist by 4	def freq)	BT_LPB_POLARITY (GPIO palarity) 0: Active High 1: Active Low	Reserved			
0x470[31:24]	Overvide Nand Pad setings (Use PAD_SETTINGS Value)		MMC_DLL_DLY[6:0]					
0x6D0[7:0]	ANCOMER SMIKE	Reserved	PAD_SETTINGS[5:0]					


			F	OR NAND BOO	Г			
0x460[7:0]	Reserved	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460[15:8]				Reserved (E	DR3 config options)			
0x460[23:16]	JTAG_SMI	ODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/sAME 1 - Enable DLL for SD/sAME
0x470[7:0]	DEL Override: 0 - DEL Slove Mode for SD/MMMC: 1 - DEL Override Mode for SD/MMMC:	SD1_RST_POLARITY_SELECT 0 - Reset active low 1 - Reset active high	SD2 Voltage Selection: 0 - 3.3V 1 - 5.8V	Reserved	Disable SDMMAC Missification Mode 0 - Enable 2 - Disable	L1 I-Cache DISABLE	BT_MMU _DISABLE	Override SD PAD Settings Suring PAD_SETTINGS value)
0x470[15:8]	SD2_RST_POLARITY_SSEECT 0 - Reset active low 1 - Reset active high	WANAC 4.4 RESET TO PRE-DUE STATE	Override HYS bit for SD/MMC pads	USDNC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22X_PULLUP 0 - 47X publip 1 - 22X publip	ADD_DS_SET_GRR1_16 0 - Set 1 - Do not set	USDINC_IOMUX_SION_BIT_ DWALE 0 - Disable 1 - Enable	USDNC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470[23:16]	Reserved	LPB_SOOT (C 00" - LPB Dis 01" - 1 GPIO 10" - Dis byd 11" - Dis by 4	(def freq)	BT_LPB_POLARITY (GPIO polarity) 0: Active High 1: Active Low		Res	erved	
0x470[31:24]	Overvide Mond Pad settings (Use PAD_SETTINGS Value)				MMC_DLL_D	LY[6:0]		
0x6D0[7:0]	RANDOMER, ENABLE	Reserved		PAD_SETTINGS[5:0]				
0x6D0[23:16]		NAND_READ_CMD_CODE1[7:0]						
0x6D0[31:24]	NAND READ CMD CODE2[7:0]							


	FOR QSPI BOOT								
0x460[7:0]	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	
0x460[15:8]	0x460[15:8] Reserved (DDR3 config options)								
0x460[23:16]	JTAG_SMI	ODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC	
0x470[7:0]	Not Used	Not Used	Not Used	Not Used	Reserved	L1 I-Cache DISABLE	BT_MMU _DISABLE	Reserved	
0x470[15:8]	Reserved	Not Used	Reserved	ACO_DS_SET_GPR1_16 0 - Set 1 - Doo't set	Reserved	Reserved	Not Used	Not Used	
0x470[23:16]	Reserved	LPB_BOOT (C 100" - LPB Disk 101" - I GPIO "10" - Disk by 4 "11" - Disk by 4	(def freq)	BT_LPB_POLARITY (GPIO polarity) 0: Active High 1: Active Low	Reserved				
0x470[31:24]	Reserved				Reserved				













DDR3/LvDDR3



i.MX6UL PWR



NOTE:

All pins using ~reset as harden:

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

5 3 2

i.MX6UL IOMUX

NAME	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST_MODE PORTS PO	LEU.TEST_MODE ST. PORE B. ST. ST. ST. WARPERS S.NVS_WAKEUP_ALARM CCM_RMIC_VSTBY_REC CCM_RMIC_VSTBY_REC ST. BOOT_MODE ST.	tou.TEST_MODE src.PGE_B sr	gp12.CLK gp12.CLK gp12.CAPTURE1 gp12.CAPTURE1 gp12.CAPTURE1 gp12.CAPTURE1 gp12.COMPARE2 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp11.COMPARE3 gp11.COMPARE3 gp11.COMPARE3 gp11.COMPARE3 gp11.COMPARE3 gp11.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp12.COMPARE3 gp13.COMPARE3 gp13.COMPARE	spelf, OUT	anatop ENET , REF_CLK_25M com_CLKO1 com_CLKO2 com_CLKCA2 anatop ENET_REF_CLK1 com_CLK1 com	com PMIC_RDY com.WAIT com.STOP com.WAIT com.STOP com.WAIT com.STOP pwm6_OUT	### 10 10 10 10 10 10 10 1	sdma_EXT_EVENT[0] sdma_EXT_EVENT[1] mgs_RGHT mgs	src. SySTEM RESET src. EARLY, RESET src. EARLY, RESET src. EARLY, PLD. RESET src. TST. L. SWY com PLEJ. SWY com PL	epit1.OUT epit2.OWEC.FAIL same_representations.com epit1.OUT epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL same_representations.com epit2.OWEC.FAIL explicit in the complete service service epit2.OWEC.FAIL explicit in the complete service epit2.OWEC.FAIL explicit in the complete service	100K PD 100K P