1. In this exercise we look at memory locality properties of matrix computation. The following code is written in C. Where elements within the same now are stored Contiguously. Assume each word is a 32-bit integer.

> for (I=0;1<8; I++) for (J=0; J (8,000; J++) A[1][J] = B[1][0] + A[J][I];

1-1. How many 32-bit integers can be stored in a 16-byte Cache block?

Sol) | Byte = 8 bits => 16-Byte = 16x8 = 128 bits 128-bit/32-bit = 4

Ans) 4 integer numbers (an be stored in a 16-byte Cache block

-2. References to which variables exhibit temporal locality?

\*Temporal Locality

: reuse of specific dista, and/or resources. Within a relatively small time duraction

Sol) I & J& B[I][o] are Much likely to be accessed again soon

Ans) I, J, and BIII[0] variables exhibit temporal locality.

1-3. References to which variables exhibit Spatial locality?

\* Sportial Locality

: use of data elements within relatively close storage location.

Sol) A[I][J] is much likely to be accessed again soon (sequentially) A[][[] is not sequentially accessed

Ans) A[]][]] Variable exhibits spatial locality.

3. For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache

Tag | Index | Offset 31-10 | 9-5 | 4-0

3-1. What is the cache block Size (in words)?

\* Cache Block I words : basic Unit for the cache storage = 4 bytes

sol) offset Byte: 5

25 = 32 byrtes = Size of black

Ans)
32/4=8 words is the
(ache black size

3-2. How many entries does the cache have?

Sol) index number: 5, 25=32 bytes
direct-mapped Cache => each Set has only one entry.
Ans) 32 entries

3-3. What is the ratio between total bits required for such a Cache implementation over the data storage bits?

number of entries cache have = 25 = 32 entries

299 x 32 = 89 28 bits (total bits)

data storage bits = 32 x (32x8) = 8192

Ans) The ratio between total bits required for such a cache implementation over the data storage bits is 8923/8192=1.08984375

starting from power on, the tollowing byte-addressed cache references are recorded.

	Address										
0	4	16	132	232	160	1024	30	140	3100	180	2180

3-4. How many blocks are replaced?

Sol)			in the talk	Ans)
Byte Alle	Block Addr	Cache Index	HorM	4 blocks (1024, 30, 3100,
0	6	0	Miss	2180) are replaced.
4	. 0	0	Hit in	to get have garaged to
132	4-	4	Miss	
232	7	1	Miss	
160	5 32	500	Miss V	
30  40	0	4	Hit =	
3100.	1, 96,	0	Miss v	
180	568	5 4	Miss v	All amounts with the second of

## 3-5. What is the hit ratio?

Hit Ratio = number of hits / number of cache reference  $\times 100(\%)$ Sol) =  $4/12 = 1/3 = 0.3333... \times 100(\%) = 33.3333...(\%)$ Ans) Hit Ratio is 33.3%. 6. In this exercise, we will look at the different ways capacity affects overall performance. In generall, cache access time is proportional to capacity. Assume that main memory accesses take no ns and that memory accesses are 36% of all instructions. The following table shows data for LI caches attached to each of two processors. Pl and P2.

	LI Size	LI Miss Rate	LI Hit Rate		
PI	ZKiB	8.0%	0.66 hs		
P2	4KiB	6.0%	0.90ns		

6-1. Assuming that the LI hit time determines the cycle times for PI and P2, What are their respective clock rates?

sol) Cycle time = LI hit time PI= 1/0.66ns = 1.51 ) Clock rate

Clock rate = 1/Cycle time P1=1/0.9ons = 1.1

Ans) PI clock rate = 1.51 GHz, P2 clock rate = 1.11GHz

6-2. What is the Average Memory Access Time for Pl and P2?

Average Memory Access Time = Hit time + (Miss rate X

Memory Access time)

501)  $P1 = 0.66 + (0.08 \times 70 \text{ ns}) = 6.26 \text{ ns}$  $P2 = 0.90 + (0.06 \times 70 \text{ ns}) = 5.1 \text{ ns}$ 

Ans) Average Memory Access Time for P1 = 6.26ns

6-3. Assuming a base CPI of 1.0 without any memory stalls, what is the total CPI for P1 and P2? Which processon is faster?

P1's CP1=1.0+0.08 x (0.36 x nons) +0.66ns = 4.0545... 4.05 P2's .. = 1.0+0.08 x (0.36 x nons) + 0.9ns = 2.68 2.68 Ans) P2 is foster than P) by 1.5. =1.5111...

6-4. What is the AMAT for PI with the addition of an L2 Cache? Is the AMAT better or worse with the L2 Cache? In Multi-layered cache.

AMAT = LI Hit Time + LI Miss Time x (L) Hit Time + L2 Size + L2 Miss Rate)

P1 AMAT = 0.66ns + 0.08 x (\$.62ns + 0.95 x nons) = 6.4296(ns)
P2 = 0.9 ns + 0.06 x (\$.62ns + 0.95 x nons) = 5.2212(ns)

Ans)

AMAT worse with the La Cache.

6-5. Assuming a base CPI of 1.0 without any memory stalls, what is the total CPI for PI with the addition of an L2 cache?

CPI = Memory access ratio × AMAT

Hit time + (1- Memory access ratio)

Sol)

Total CPI = 6.36 × 6.4296 + (1-0.36) = 4.1400...
(Pl with 12 Coche)

Ans)

Total CPI for Pl withe 12 Cache = 4.15

6-6. Which Processor is faster, now that PI has an L2 Cache? If PI is faster, What miss rate would P2 need in its L1 Cache to match PI's performance? If P2 is faster, What miss rate would PI need in its L1 Cache to Match P2's performance?

AMAT (P1, L2 (acho) = 6.43ns Ans)

AMAT (P2) = 5.1 ns P2 is faster than P1

AMAT (new Pl) = 0.66 + Miss ratex (s.62+0.95×nons) = 5.1

Miss rate = (5.1-0.66) + (5.62+0.95×70ns). Chew PD = 0.0615646599. 0.062×100 = 6.2%

Ans)

## 6,2% chiss hate for new PI need

12. In this exercise, we will examine space/time optimizations for pager tudes. The following list provides parameters of a virtual memory system.

Virtual Address (bits) Physical DRAM Installed Page Size PTE Size(byte)
43 16 GiB 4KiB 4

12-1. For a Single-level page table, how many page table entries(PTEs) are needed? How much Physical memory is needed for Storing the Page table?

PTE Size= 4=22 bytes

Physical (nemory =  $2^{31} \times 2^{2} = 2^{33}$  (bytes) (needed)

Ans)

233 bytes

Physical (nemory)

is needed.