

Datasheet

DS000727

AS7038GB

Biosensor Solution with Embedded ECG Channel

v2-00 • 2021-May-31



Content Guide

1	General Description	3
1.1 1.2 1.3	Key Benefits & Features Applications Block Diagram	4
2	Ordering Information	6
3	Pin Assignment	7
3.1 3.2	Pin Diagram Pin Description	
4	Absolute Maximum Ratings	10
5	Electrical Characteristics	11
6	Register Description	16
6.1	Register Overview	16
7	Functional Description	22
7.1 7.2	Optical Analog Front End	22 107

8	Application information121
8.1	Application Examples121
9	Package Drawings & Markings.122
10	Tape & Reel Information123
11	Soldering & Storage Information124
12	Revision Information125
13	Legal Information126



1 General Description

The operation of the AS7038GB is based on photoplethysmography (PPG) and electrocardiogram (ECG). PPG is the most used HRM method, which measures the pulse rate by sampling light modulated by the blood vessels, which expand and contract as blood pulses through them. ECG is the reference for any measurement of the bio potential generated by the heart.

The embedded ECG analog front end satisfies IEC 60601-2-47 requirements.

The solution includes LED drivers, photo-sensor, analog front-end (AFE) and sequencer as well as application software. In addition, the device also enables skin temperature and skin resistivity measurements by providing interfaces to external sensors.

Compared to **ams** previous generation AS7038GB has 250% larger photodiode with lower LEDs driving current to achieve the high PPG performances.

The AS7038GB's low-power design and small form factor is particularly well suited to application in earbuds, fitness bands, smart watches, sports watches and smart patches, in which board space is limited and in which users look for extended, multi-day intervals between battery recharges. Thin package dimension makes the AS7038GB suitable for height constrained solutions like earbuds.

1.1 Key Benefits & Features

The benefits and features of AS7038GB, Biosensor Solution with Embedded ECG Channel, are listed below:

Figure 1: Added Value of Using AS7038GB

Benefits	Features
Address all skin types	Improved optical path
Higher optical SNR	250% larger embedded photodiode
Allows smallest application size e.g. narrow HRM measurement band	Single device integrated optical solution
Electrocardiogram ECG with dry electrodes	Embedded low noise analog front end for ECG signals acquisition
Enabling blood pressure measurements	Synchronized PPG and ECG acquisition
Good HRM measurement quality	Low noise analog optical front end
Additional information for end user	Analog electrical front end (e.g. for temperature sensing using a NTC or galvanic skin resistivity (GSR))
Integrated interference filter	Reduce negative effect of strong sunlight



Benefits	Features
Long operating time	Hardware sequencer to offload processor Adjustable LED driver with current control
Works reliably with ambient light	Synchronous demodulator

1.2 Applications


- Optical sensor platform
- Earbuds
- Fitness band
- Smart watch
- Heart rate monitor
- Cuff-less blood pressure measurements
- ECG monitoring



1.3 Block Diagram

The functional blocks of this device are shown below:

Figure 2 : Functional Blocks of AS7038GB





2 Ordering Information

Ordering Code	Package	Marking	Delivery Form	Delivery Quantity
AS7038GB-COLT	OLGA-22	n.a	Tape & Reel	5000 pcs/reel
AS7038GB-COLM	OLGA-22	n.a.	Tape & Reel	500 pcs/reel




3 Pin Assignment

3.1 Pin Diagram

Figure 3:

Pinout - Top View



3.2 Pin Description

Figure 4:

Pin Description of AS7038GB

Pin Number	Pin Name	Pin Type ⁽¹⁾	Description
1	VD1	Al	Connection to current sink 1
2	GND	G	Power supply ground. All voltages are referenced to GND.



Pin Number	Pin Name	Pin Type ⁽¹⁾	Description
3	SIGREF	AO	Analog reference output. Connect 2.2 µF capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 µF specified for 1.0 V voltage bias); do not load externally The typical operating voltage on this pin is 0.6 V (sigref_en=1)
4	SIGREF_ECG	AO	Analog reference output. Connect 2.2 µF capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 µF specified for 1.0 V voltage bias); do not load externally The typical operating voltage on this pin is 0.6 V (sigref_en=1)
5	ECG_INP	Al	ECG amplifier positive input
6	ECG_INN	Al	ECG amplifier negative input
7	ECG_REF	AO	ECG amplifier reference output
8	ENABLE	DI	Enable input for AS7038GB. Active high. Setting this input to low resets all internal registers and the AS7038GB enters power down mode. Setting it high allows operation of the AS7038GB. If ENABLE is not used (AS7038GB always enabled), connect to VDD.
9	INT	DO	Open drain interrupt output pin. Active low.
10	SCL	DI	I ² C serial clock input terminal – the device does not use clock stretching therefore SCL is only an input terminal.
11	SDA	DI	I ² C serial data I/O terminal – open drain.
12	VDD	Р	Supply voltage. Connect a 2.2 μF capacitor to GND.
13	GPIO0	GPIO	General purpose input/output
14	GPIO1	GPIO	General purpose input/output
15	GPIO2	GPIO	General purpose input/output
16	GPIO3	GPIO	General purpose input/output



Pin Number	Pin Name	Pin Type ⁽¹⁾	Description
17	V_LDO	АО	1.9 V output voltage. Connect 2.2 µF capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 µF with 1.0 V voltage bias); do not load externally
18	AGND	GND	Analog ground. Connect to low noise GND
19	VD4	Al	Connection to current sink 4
20	VD2	Al	Connection to current sink 2
21	NC		Not connect
22	VD3	Al	Connection to current sink 3

(1) Explanation of abbreviations:

DI	Digital Input
DO	Digital Output
Al	Analog Input
AO	Analog Output
G	Ground
Р	Power Supply
GPIO	General Purpose
NC	Not Connected



4 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5
Absolute Maximum Ratings of AS7038GB

Symbol	Parameter	er Min		Unit	Comments			
Electrical Paran	Electrical Parameters							
V _{SUP} / V _{GND}	Supply Voltage to Ground	6		V				
V _{IN}	Input Pin Voltage to Ground pins GPIO0/1/2/3		VDD+0.3 (max. 6 V)	V	Diode to VDD			
V _{IN-OTHER}	Input Pin Voltage to Ground pins SCL/SDA/INT/ENABLE and VD1/VD2/VD3/VD4	-0.3	5.5	V	No internal diode to VDD or V_LDO			
V _{VD1/2/3/4_} INTERNAL	Voltage between internal pin of VD1- AL VD4 to VDD		VDD+0.3	V	Internal diode between current source (internal node at anode of the LED if the pin has a LED otherwise VD1/2/3/4 pin) and VDD			
$V_{\text{IN-LDO}}$	Input Pin Voltage to Ground for pin V_LDO	-0.3	2.0	V	Diode to VDD			
V _{IN-LDO_DIODE}	Input Pin Voltage to Ground pins for ECG_INP/ECG_INN/ECG_REF/SIGREF	-0.3 2.0		V	Diode to V_LDO			
V _{GND} -AGND	Analog to power ground voltage difference	-0.3	+0.3	V				
I _{SCR}	Input Current (latch-up immunity)	:	±100	mA	JEDEC JESD78			
Electrostatic Di	scharge							
ESD _{HBM}	Electrostatic Discharge HBM		±2	kV	ANSI/ESDA/JEDEC JS-001-2012			
Temperature Ra	anges and Storage Conditions							
T _{STRG}	Storage Temperature Range	-40 85		°C				
T _{BODY}	Package Body Temperature	260		°C	IPC/JEDEC J-STD- 020 ⁽¹⁾			
RH _{NC}	Relative Humidity (non-condensing)	5 85		%				
MSL	Moisture Sensitivity Level	3			Maximum floor life time of 168h			

⁽¹⁾ The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices." The lead finish for Pb-free leaded packages is "Matte Tin" (100 % Sn)



5 Electrical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 6: Electrical Characteristics of AS7038GB

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDD	Supply voltage		2.7	3.8	5.5	V
Тамв	Operating free-air temperature		-30		70	°C
IDD Supply current		ENABLE=VDD, Ido_en=0; osc_en=0; internal LDO operating in low power mode – only I ² C communication possible, no blocks shall be enabled (1)		22		μА
		ENABLE=VDD, Ido_en=1; osc_en=0; internal LDO operating and bandgap running – I ² C communication possible, analog blocks can be enabled (1)		32		μА
		ENABLE=VDD, Ido_en=1, osc_en=1; internal LDO operating and bandgap and oscillator running – I ² C communication possible, analog blocks can be enabled		86		μΑ
		SIGREF buffer (sigref_en=1)		52		μΑ
		Trans-impedance amplifier (pd_amp_en=1)		110		μΑ
		Optical front end operating (one channel)		200		μΑ
		Gain stage (ofe1_gain_en=1 or ofe2_gain_en=1)		75		μΑ



		• ""				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		ADC sampling at 20 Hz with 64 µs settling time		4.5		μΑ
		ECG amplifier and frontend (need SIGREF enabled)		190		μΑ
		ECG leakage compensation (ecg_low_leakage_en=1), low pass filter, high pass filter and gain stage		151		μΑ
		Power down, no I ² C communication possible ENABLE=GND ⁽²⁾		0.5		μΑ
VOL	GPIO0-3, INT, SDA output low voltage	With 3 mA load With 6 mA load	0		0.4 0.8	V
VOH	GPIO0-3 output high voltage	With 3 mA load	2.3		VDD	V
VIH	GPIO0-3, SCL, SDA, ENABLE input high voltage		1.25			V
VIL	GPIO0-3, SCL, SDA, ENABLE input low voltage				0.54	V
ILEAK1	GPIO0-3, SCL, SDA, ENABLE, INT		-1		1	μA
ILEAK2	VD1, VD2 VD3, VD4		-3		3	μΑ
E 4014	Tolerance of internal	0 °C to 70 °C, VDD<5.0 V	-2		2	%
E_f2M	2 MHz oscillator	-30 °C to 70 °C	-4		2	%
ECG Amplifie	er and Filter					
ILEAK_ECG	ECG pins leakage current	Lab evaluation shows <±20 nA maximum leakage current. Not production tested.		±1		nA



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vnoise_ecg	Input referred noise	Gain=192 V/V, short circuited inputs, sample rate = 1000 sps, BW 0.33 Hz÷100 Hz. Filtered		1.64		Vnoise_ecg
LED Driver						
			0		50	mA
	LED output current range	LED current is adjustable with 10-bit – registers curr1/2/3/4	0		100	mA
LED1/2/3/4		1/10 duty cycle @ 1 kHz external LED			200	mA
	Tolerance	At 35 mA output current (currX[9:0]=166 h, X=14), VDD<5.0 V	-7		7	%
V Desir	Output	csx_boost = 0		0.3		V
V_Dmin	voltage compliance	csx_boost = 1		0.7		V
V_Dmax	Max Output voltage compliance				5.5	V
Photodiode						
Area	Photodiode area			2.5		mm²
Repd1-4	Irradiance responsivity photodiode PD1PD4	Wavelength = 550 nm; 4 photodiodes (PD1 - PD4) connected together; TIA resistor (pd_ampres) = 3 MΩ		212		Counts/ (μW/cm²)
	Irradiance responsivity photodiode B	Wavelength = 940 nm; TIA resistor (pd_ampres) = 3 MΩ		11		_
ld	Dark current	E_e =0, T_{AMB} =25 °C	0		1	nA
los	Extrapolated offset current	T _{AMB} =25 °C	-1		1	nA
ADC						
Vref	ADC reference voltage			1.6		V
Nbit	Resolution		14			Bit
INL	Relative accuracy	T _{AMB} =25 °C	-8		8	LSB
DNL ⁽³⁾	Differential nonlinearity	T _{AMB} =25 °C		1.5		LSB




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Offset error	T _{AMB} =25 °C	-8		8	LSB
	Gain error	T _{AMB} =25 °C	-8		8	LSB
SNR	Signal-to- noise ratio	Fsample = 1 kHz, Fsignal=100 Hz		80		dB
THD	Total harmonic distortion	Fsample = 1 kHz, Fsignal=100 Hz		-70		dB
Tconv	Conversion rate	14-bit resolution			50	ksps
Vin	Input voltage range		0		Vref	V
I ² C Mode Tim	ings					
fsclk	SCL clock frequency		0		400	kHz
teur	Bus free time between a STOP and START condition		1.3			μs
thd:STA	Hold time (repeated) START Condition ⁽⁴⁾		0.6			μs
t _{LOW}	LOW period of SCL clock		1.3			μs
tніgн	HIGH period of SCL clock		0.6			μs
tsu:sta	Setup time for a repeated START condition		0.6			μs
thd:dat	Data hold time ⁽⁵⁾		0		0.9	μs
tsu:dat	Data setup time ⁽⁶⁾		100			ns
t _R	Rise time of both SDA and SCL signals		20		300	ns
t _F	Fall time of both SDA and SCL signals		20		300	ns
tsu:sto	Setup time for STOP condition		0.6			μs



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Св	Capacitive load for each bus line	CB — total capacitance of one bus line in pF			500	pF
C _{I/O}	I/O pin capacitance (SDA, SCL)				10	pF

- (1) GPIO0-3 configured to draw minimum current (software dependent).
- (2) AS7038GB I²C interface active also in power down mode
- (3) Specified only typical value for DNL to reduce production test time.
- (4) After this period, the first clock pulse is generated.
- (5) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (6) Fast-mode device can be used in a standard-mode system, but the requirement t_{SU:DAT} = 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_R max + t_{SU:DAT} = 1000 + 250 = 1250 ns before the SCL line is released.

Figure 7: I²C Mode Timing Diagram





6 Register Description

6.1 Register Overview

Figure 8:

Register Overview

Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
Regist	er Type 1								
0x0F	GPIO_SYNC	Not used	Not used	Not used	Not Used	Not used	gpio_edg e	goio_selec	t[1:0]
0x10	LED_CFG	sigref_en	sigref_ec g_voltag e	sigref_ofe_ [1:0]	voltage	led4_en	led3_en	led2_en	led1_en
0X11	LED_WAIT_L OW				led_wait	_low[7:0]			
0X12	LED1_CURRL	Curr	1[1:0]	Not used	Not used	Not used	Not used	Not used	cs1_boo st
0X13	LED1_CURR H				Curr	1[9:2]			
0X14	LED2_CURRL	Curr2	2[1:0]	Not used	Not used	Not used	Not used	Not used	cs2_boo st
0X15	LED2_CURR H	-			Curr	2[9:0]			
0X16	LED3_CURRL	Curr3[1:0]		Not used	Not used	Not used	Not used	Not used	cs3_boo st
0X17	LED3_CURR H				Curr	3[9:2]			
0X18	LED4_CURRL	Curr	4[1:0]	Not used	Not used	Not used	Not used	Not used	cs4_boo st
0X19	LED4_CURR H				Curr	4[9:2]			
0X2C	LED12_MOD E	Man- sw_led2	Le	ed2_mode[2:	0]	Man_sw _led1	Le	ed1_mode[2:	0]
0X2D	LED34_MOD E	Man- sw_led4	Le	ed4_mode[2:	0]	Man- sw_led3	Le	ed3_mode[2:	0]
0X2E	MAN_SEQ_C FG	man_mo de	man_sw _sdmult	man_sw _sdpol	man_sw _itg	(diode_ctrl[2:0)]	seq_en
0XA2	LEDSTATUS	Not used	Not used	Not used	Not used	led4_sup ply_low	led3_sup ply_low	led2_sup ply_low	led1_sup ply_low
0X1A	PD_CFG	Not used	pd_boost	pd4	pd3	pd2	pd1	pd_i1	pd_i0
0X1B	PDOFFX_LE DOFF	pdoffx_ledoff[7:0]							
0X1C	PDOFFX_LE DON				pdoffx_ledon[7:0]				
0X1D	PD_AMPRCC FG	p	d_ampres[2:	0]		р	d_ampcap[4:	0]	



Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>	
0X1E	PD_AMPCFG	pd_amp_ en	pd_amp_ auto		pd_am	pvo[3:0]		pd_ampco	omp[1:0]	
0X1F	PD_THRESH CFG	ofe1	_pd_clipdete	ect_h_thresh	[3:0]	ofe1_pd_clipdetect_l_thresh[3:0]				
0X30	SEQ_CNT				seq_co	unt[7:0]				
0X31	SEQ_DIV				seq_d	iv[7:0]				
0X32	SEQ_START	Not used	Not used	Not used	Not used	Not used	seq_start _gpio	seq_start _sync	seq_start	
0X33	SEQ_PER				seq_pe	riod[7:0]				
0X34	SEQ_LED_S TA				seq_led_	start[7:0]				
0X35	SEQ_LED_S TO				seq_led_	stop[7:0]				
0X36	SEQ_SECLE D_STA				seq_secled	d_start[7:0]				
0X37	SEQ_SECLE D_STO				seq_secled	d_stop[7:0]				
0X38	SEQ_ITG_ST A				seq_itg_	start[7:0]				
0X39	SEQ_ITG_ST O		seq_itg_stop[7:0]							
0X3A	SEQ_SDP1_ STA		seq_sdp1_start[7:0]							
0X3B	SEQ_SDP1_ STO	seq_sdp1_stop[7:0]								
0X3C	SEQ_SDP2_S TA				seq_sdp2	_start[7:0]				
0X3D	SEQ_SDP2_ STO				seq_sdp2	_stop[7:0]				
0X3E	SEQ_SDM1_ STA				seq_sdm1	_sdm1_start[7:0]				
0X3F	SEQ_SDM1_ STO				seq_sdm1	_stop[7:0]				
0X40	SEQ_SDM2_ STA				seq_sdm2	start[7:0]				
0X41	SEQ_SDM2_ STO				seq_sdm2	2_stop[7:0]				
0X42	SEQ_ADC				seq_a	dc[7:0]				
0X43	SEQ_ADC2TI A				seq_ado	:2tia[7:0]				
0X44	SEQ_ADC3TI A	seq_adc3tia[7:0]								
0X45	SD_SUBS	sd_subs[7:0]								
0X46	SEQ_CFG	Not used	Not used	Not used	Not used	Not used	Not used	Not used	sd_subs _always	
0X47	SEQ_ERR	irq_adc_t iming_err or	iming_err Not used Not used				Not used			
0X48	SEQ_OVS_S EL		OVS_	_sel2			OVS_	_sel1		



Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>	
0X49	SEQ_OVS_V AL	Not used	Not used ovs_val2			Not used		ovs_val1		
0X4A	SEQ_DIS_SE L		dis_se	el2[3:0]			dis_se	el1[3:0]		
0X4B	SEQ_DIS_VA L1				seq_dis_	val1 [7:0]				
0X4C	SEQ_DIS_VA L2				Seq_dis_	_val2[7:0]				
0X60	CYC_COUNT ER				cycle_co	unter[7:0]				
0X61	SEQ_COUNT ER				sequence_o	counter[7:0]				
0X62	SUBS_COUN TER				subs_co	unter[7:0]				
0X50	OFE_CFGA	ofe2_en	ofe1_en	en_bias_ ofe	aa_fre	eq[1:0]		gain_sd[2:0]		
0X51	OFE1_SD_TH CFG	of	e1_sd_clipd	_h_thresh [3:	:0]	c	fe1_sd_clipd	_l_thresh [3:	0]	
0X52	OFE_CFGC	Not used	prefilter_ aa_byp	prefilter_ hp_byp	prefilter_ gain_byp	prefilter_ bypass_ en	prefilter_ aa_en	prefilter_ hp_en	prefilter_ gain_en	
0X53	OFE_CFGD	Not used	Not used notch_bw[1:0]			fe_sd_hp[2:	0]	ofe_gs_aa	[1:0]	
0X54	OFE1_CFGA	ofe1_sd_ pol_init	ofe1_sd_ en	ofe1_hp_ en	ofe1_gai n_en	ofe1_sd _byp	ofe1_hp_ byp	ofe1_gai n_byp	ofe1_sd_ hld	
0X55	OFE1_CFGB	of	e1_gain_g[2	:0]	Of	e1_sd_bw[2	:0]	ofe1_hp_fr	eq[1:0]	
0X56	OFE2_PD_T HCFG	of	fe2_pd_clipd	_h_thresh[3:	0]	C	ofe2_pd_clipc	d_I_thresh[3:0	0]	
0X57	OFE2_SD_T HCFG	of	fe2_sd_clipd	_h_thresh[3:	0]	ofe2_sd_clipd_l_thresh[3:0]			0]	
0X58	OFE2_CFGA	ofe2_sd_ pol_init	ofe2_sd_ en	ofe2_hp_ en	ofe2_gai n_en				ofe2_sd_ hld	
0X59	OFE2_CFGB	of	e2_gain_g[2	:0]	of	e2_sd_bw[1	:0]	ofe2_hp_	_freq[1:0]	
0X20	LTFDATA0_L				Itfdata	0[7:0]				
0X21	LTFDATA0_H				Itfdata	0[15:8]				
0X22	LTFDATA1_L				Itfdata	0[7:0]				
0X23	LTFDATA1_H				Itfdata	1[15:8]				
0X24	ITIME				Itime	[7:0]				
0X25	LTF_CONFIG	infinite_iti me	az_disab le_auto	az_mo	de[1:0]	Not used	ltf_prox_ mode	ltf_fifo_m ode	ltf_enabl e	
0X26	LTF_SEL	Not used		ltf1_sel[2:0]		Not used		ltf0_sel[2:0]		
0X27	LTF_GAIN	Do not use	Do not use	itime_u	ınit[1:0]		ltf_ga	in[3:0]		
0X28	LTF_CONTR OL	Do not use	Do not use	Do not use	Do not use	Do not use	Do not use	Do not use	ltf_start	
0X29	AZ_CONTRO L	Do not use					Do not use az_enabl az_enabl use e_1 e_0			
0X2A	OFFSET0				offset	0[7:0]				
0X2B	OFFSET1				offset	0[7:0]				



Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>	
0X6C	LTF_THRESH OLD_LOW0				ltf_thresho	ld_low[7:0]				
0X6D	LTF_THRESH OLD_LOW1				ltf_threshol	ltf_threshold_low[15:8]				
0X6E	LTF_THRESH OLD_HIGH0				ltf_threshol	d_High[7:0]				
0X6F	LTF_THRESH OLD_HIGH1				ltf_threshold	d_lhigh15:8]				
0X70	AFE_CFG	Do not use	Do not use	Do not use	Do not use	afe_ena b	afe_enab _dac	afe_enab _dac_buf	afe_ena b_gainst age	
0X80	EAF_GST	gı	pio_gst_in[2:	0]	gst_re	ef[1:0]		gst_gain[2:0]		
0X81	EAF_BIAS	gı	pio_r_bias[2:	:0]	Not used	Not used	Not used	Not used	Not used	
0X82	EAF_DAC	Do not use	Do not use	Do not use	sigref_on _dac_buf	measure _dac	(gpio_dac[2:0]		
0X83	EAF_DAC1_L	dac1_	value[]	Not used	Not used	Not used	Not used	Not used	Not used	
0X84	EAF_DAC1_H				dac1_va	alue[9:2]				
0X85	EAF_DAC2_L	dac2_va	alue[1:0]	Not used	Not used	Not used	Not used	Not used	Not used	
0X86	EAF_DAC2_H				dac2_va	alue[9:2]				
0X87	EAF_DAC_CF G	Not used	Not used	Not used	Not used	Not used	Not used	dac_mo	ode[1:0]	
0X5A	OFE_NOTCH	Not used	ofe2_not ch_sel60	ofe2_not ch_byp	ofe2_not ch_en	Not used	ofe1_not ch_sel60	ofe1_not ch_byp	ofe1_not ch_en	
0X5B	ECG_MODE	ecg_notc h_sel60	eca no model		2:0]	ecg_gain_	g2[1:0]	ecg_gair	n_g2[1:0]	
0X5C	ECG_CFGA	ecg_en	ecg_clk_ off	ecg_gain _byp	ecg_lp_b yp	ecg_notc h_byp	ecg_diff_ byp	ecg_hp_	_byp[1:0]	
0X5D	ECG_CFGB	ecg_fast _startup	ecg_lp_	freq[1:0]	ecg_hp_	_freq[1:0]	ed	cg_gain_g[2:	0]	
0X6A	ECG_THRES HOLD_LOW				ecg_thresh	old_low[7:0]				
0X6B	ECG_THRES HOLD_HIGH				ecg_thresho	old_high[7:0]				
0X5E	ECG_CFGC	Not used	Not used	Not used	Not used	Not used	Not used	ecg_low _leakage _en	ecg_ref_ en	
0X5F	ECG_CFGD	Not used	Not used	Not used	ecg_lead sdet_syn c_adc	ecg_lead sdet_pol	ecg_leadso	det_curr[1:0	ecg_lead sdet_en	
0X68	ADC_THRES HOLD		adc_threshold[7:0]							
0X69	ADC_THRES HOLD_CFG	Not used	Not used	Not used	Not used	Not used	Not used	adc_thre sh_differ ential	adc_thre sh_tiaonl y	
0X88	ADC_CFGA	Not used	Not used	Not used	Not used	a	dc_multi_n[2	:0]	adc_mult imode	
0X89	ADC_CFGB	Not used	Not used	а	idc_clock[2:0)]	adc_calib ration ulp		adc_en	
0X8A	ADC_CFGC	Not used	Not used	Not used	adc_self pd	adc_disc harge	adc_	settling_time	[2:0]	



Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
0X8B	ADC_CHANN EL_MASK_L	adc_cha nnel_ma sk_prega in	adc_cha nnel_ma sk_afe	adc_cha nnel_ma sk_temp	adc_cha nnel_ma sk_sd2	adc_cha nnel_ma sk_ofe2	adc_chan nel_mask _sd1	adc_cha nnel_ma sk_ofe1	adc_cha nnel_ma sk_tia
0X8C	ADC_CHANN EL_MASK_H	Not used	Not used	Not used	Not used	adc_cha nnel_ma sk_gpio2	adc_chan nel_mask _gpio3	adc_cha nnel_ma sk_ecgi	adc_cha nnel_ma sk_ecgo
0X8E	ADC_DATA_ L				adc_da	ata[7:0]			
0X8F	ADC_DATA_ H	Not used	Not used			adc_da	ıta[13:8]		
0X78	FIFO_CFG	Not used			fifo	_threshold[6	5:0]		
0X79	FIFO_CNTRL	Not used	Not used	Not used	Not used	Not used	Not used	Not used	fifo_clear
0XFE	FIFOL		1		Fifol	[7:0]	ı	1	1
0XFF	FIFOH				Fifoh	n[7:0]			
0x00	CONTROL	Not used	Not used	Not used	hs_en	Not used	clk_def	osc_en	ldo_en
0X08	GPIO_A	Not used	Not used	Not used	Not used	gpio3_a	gpio2_a	gpio1_a	gpio0_a
0X09	GPIO_E	Not used	Not used	Not used	Not used	gpio3_e	gpio2_e	gpio1_e	gpio0_e
0X0A	GPIO_O	Not used	Not used	Not used	Not used	gpio3_o	gpio2_0	gpio1_0	gpio0_0
0X0B	GPIO_I	Not used	Not used	Not used	Not used	gpio3_i	gpio2_i	gpio1_i	gpio0_i
0X0C	GPIO_P	gpio3_pd	gpio3_pu	gpio2_pd	gpio2_pu	gpio1_p	gpio1_pu	gpio0_pd	gpio0_pu
0X0D	GPIO_SR	Not used	Not used	Not used	Not used	gpio3_sr	gpio2_sr	gpio1_sr	gpio0_sr
0X91	SUBID		1	subid[4:0]	1	1		Revision[2:0]]
0X92	ID			id[5:0]		1	id_reser	ved[1:0]
0XA0	STATUS	irq_led_s upply_lo w	irq_clipd etect	irq_fifoov erflow	irq_fifothr eshold	irq_adc_t hreshold	irq_ltf	irq_sequ encer	irq_adc
0XA1	STATUS2	Not used	Not used	Not used	Not used	Not used	irq_ltf_thr eshold_h igh	irq_ltf_thr eshold_l ow	irq_ecg_t hreshold
0XA2	CLIPSTATUS	Not used	Not used	Not used	Not used	pd_clipd etect_l	pd_clipd etect_h	sd_clipd etect_l	sd_clipd etect_h
0XA3	LEDSTATUS	Not used	Not used	Not used	Not used	led4_sup ply_low	led3_sup ply_low	led2_sup ply_low	led1_sup ply_low
0XA4	FIFOSTATUS	Not used	Not used	Not used	Not used	Not used	Not used	Not used	fifooverfl ow
0XA5	LTFSTATUS	Not used	Not used	ltf1_thres hold_hig h	ltf1_thres hold_low	ltf0_thres hold_hig h	ltf0_thres hold_low	ltf_sat	ltf_done
0XA6	FIFOLEVEL		fifolevel[7:0]						
0XA8	INTENAB	irq_led_s upply_lo w_enab	irq_clipd etect_en ab	irq_fifoov erflow_e na	irq_fifothr eshold_e nab	irq_adc_t hreshold _enab	irq_ltf_en ab	irq_sequ encer_en ab	irq_adc_ enab
0XA9	INTENAB2	Not used	Not used	Not used	Not used	Not used	irq_ltf1_t hreshold _enab	irq_ltf0_t hreshold _enab	irq_ecg_t hreshold _enab
0XAA	INTR	irq_led_s upply_lo w_intr	irq_clipd etect_intr	irq_fifoov erflow_in tr	irq_fifothr eshold_i ntr	irq_adc_t hreshold _intr	irq_ltf_int r	irq_sequ encer_int r	irq_adc_i ntr




Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
0XAB	INTR2	Not used	irq_ltf_thr eshold_h igh_intr	irq_ltf_thr eshold_l ow_intr	irq_ecg_t hreshold _intr				



7 Functional Description

7.1 Optical Analog Front End

Figure 9: Optical Analog Front End



The optical front end is used for PPG measurements.

The OFE consist of:

 4 LEDs drivers individually configurable, operated manually or controlled by the built-in Sequencer.



- 6 Photodiodes
 - 4 with green filters (PD1, PD2 PD3 and PD4)
 - 1 with IR filter (PD B)
 - 1 clear (PD A) only connected to light-to-frequency block
- TIA
 - Trans-Impedance amplifier
- PREFILTER
 - LP & HP filter and variable gain stage
- Synchronous Demodulators
 - SD_OFE1, SD_OEF2 with LP 6 HP filter and gain stage

The first Block in signals path is the TIA. The TIA converts the current from photodiodes into a voltage. The trans-impedance of TIA can be adjusted in 7 steps. After the TIA follow the PREFILTER. PREFILTER includes a low pass filter with adjustable cut-off frequency, a high pass filter and a variable gain stage. This block can be bypassed. The output signal of PREFILTER is used as input for the blocks SD_OFE1 and SD_OFE2. These Block are identically built and can work in parallel. Both consists of synchronous demodulator, a low-pass filter, a high pass filter and variable gain stage. The sequencer does the control of the whole signal path, which is part of digital part.

In addition to these main blocks, there are two smaller blocks for detection of clipping signals inside the blocks. The TIA Clip detection observes the output of TIA and SD Clip detection observe the output of PREFILTER Block. The limits for clip detection can adjusted by digital part.

7.1.1 LED-Driver

The AS7038GB contains 4 identical LED driver circuits.

The LED-driver outputs can be controlled manually or by the built in sequencer. See section 7.1.8 Optical Front End Operating Modes




Information

The integration time t_{INT} is defined either by the sequencer (man_mode=0) of manually through the bit sw_itg if man_mode=1. For the synchronous demodulator only use the resistive feedback.



Figure 10: LED Drivers



7.1.2 LED Driver Configuration

LED_CFG Register (Address 0x10)

Figure 11: LED_CFG Register

Addr:	Addr: 0x10 LI		LED_CFG			
Bit	Bit Name	Default	Access	Bit Description		
7	sigref_en	0	RW	Signal reference: Is required for all analog blocks (except PD_Amp or light-to-frequency operation) 0: Disable signal reference 1: Enable signal reference		



Addr: (0x10	LED_CF0	G		
Bit	Bit Name	Default	Access	Bit Description	
					f SIGREF_ECG – datasheet guaranteed only for default
6	sigref_ecg_voltage	0	RW	Setting	Voltage
				0	0.9 V (default)
				1	0.8 V
				f SIGREF – datasheet guaranteed only for default	
				Setting	IMAX
5:4	sigref_ofe_voltage	0	RW	00	0.6 V (default)
				01	0.7 V
				10	0.8 V
				11	0.9 V
3	led4_en	0	RW	0: Disables LED4 1: Enables LED4	
2	led3_en	0	RW	0: Disables LED3 1: Enables LED3	
1	led2_en	0	RW	0: Disables LED2 1: Enables LED2	
0	led1_en	0	RW	0: Disables LED11: Enables LED1	

The LED_CURR defines the LED output current.

LED_WAIT_LOW Register (Address 0x11)

Figure 12:

LED_WAIT_LOW Register

Addr: 0	Dx11	LED_WA	IT_LOW	
Bit	Bit Name	Default	Access	Bit Description
7:0	Led_wait_low	0	RW	Time = led_wait_low *1 μs

LED_WAIT_LOW defines the time between the switching on of an LED and the beginning of voltage monitoring. All LEDs use the same time.





Attention

It is recommended to configure the current only when the output is not active, as there is no latch implemented to keep the 10 bits consistent. New values are applied directly and immediately.

LED1_CURRL Register (Address 0x12)

Figure 13:

LED1_CURRL Register

Addr: 0x12		LED1_CURRL		
Bit	Bit Name	Default	Access Bit Description	
7:6	Curr1[1:0]	0	RW	LED1 output current lower 2 bits
5:1	Not used	0	RW	Not used
0	0 cs1_boost 0 RW	D\//	0: Imax = 100 mA, 1 LSB=97 μA	
U		U	KVV	1: Imax = 200 mA, 1 LSB=194 μA

LED1_CURRH Register (Address 0x13)

Figure 14:

LED1_CURRH Register

Addr: 0x13		LED1_CURRH		
Bit	Bit Name	Default	Default Access Bit Description	
7:0	Curr1[9:2]	0	RW	LED1 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 μA 001h: 883 μA (1 LSB=97 μA with cs1_boost = 0) 002h: 980 μA 166h: 35 mA 3FFh: 100 mA



LED2_CURRL Register (Address 0x14)

Figure 15:

LED2_CURRL Register

Addr: 0x14		LED2_Cl	LED2_CURRL		
Bit	Bit Name	Default	Access Bit Description		
7:6	Curr2[1:0]	0	RW	LED2 output current lower 2 bits	
5:1	Not used	0	RW	Not used	
0	0 Cs2_boost	0	RW	0: Imax = 100 mA, 1 LSB=97 μA	
U		0		1: Imax = 200 mA, 1 LSB=194 μA	

LED2_CURRH Register (Address 0x15)

Figure 16:

LED2_CURRH Register

Addr: 0x15		LED2_CURRH		
Bit	Bit Name	Default	nult Access Bit Description	
7:0	Curr2[9:2]	0	RW	LED2 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 μA 001h: 883 μA (1 LSB=97 μA with cs1_boost = 0) 002h: 980 μA 166h: 35 mA 3FFh: 100 mA

LED3_CURRL Register (Address 0x16)

Figure 17:

LED3_CURRL Register

Addr: 0x16		LED3_Cl	LED3_CURRL		
Bit	Bit Name	Default	Access Bit Description		
7:6	Curr3[1:0]	0	RW	LED3 output current lower 2 bits	
5:1	Not used	0	RW	Not used	
0	Co2 boost	0	RW	0: Imax = 100 mA, 1 LSB=97 μA	
0	Cs3_boost	0		1: Imax = 200 mA, 1 LSB=194 μA	



LED3_CURRH Register (Address 0x17)

Figure 18:

LED3_CURRH Register

Addr: 0x17		LED3_C	LED3_CURRH		
Bit	Bit Name	Default	efault Access Bit Description		
7:0	Curr3[9:2]	0	RW	LED3 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 μA 001h: 883 μA (1 LSB=97 μA with cs1_boost = 0) 002h: 980 μA 166h: 35 mA 3FFh: 100 mA	

LED4_CURRL Register (Address 0x18)

Figure 19:

LED4_CURRL Register

Addr: 0x18		LED4_Cl	LED4_CURRL		
Bit	Bit Name	Default	Access Bit Description		
7:6	Curr4[1:0]	0	RW	LED4 output current lower 2 bits	
5:1	Not used	0	RW	Not used	
0	Cs4_boost 0 RW	DW/	0: Imax = 100 mA, 1 LSB=97 μA		
0		0	KVV	1: Imax = 200 mA, 1 LSB=194 μA	

LED4_CURRH Register (Address 0x19)

Figure 20:

LED4_CURRH Register

Addr: 0x19		LED4_CURRH		
Bit	Bit Name	Default	Access	Bit Description
7:0	Curr4[9:2]	0	RW	LED4 output current upper 8 bits Coding for curr1[9:0]:



Addr: (Addr: 0x19 LED4_CURRH		JRRH	
Bit	Bit Name	Default	Access	Bit Description
				000h: 786 μA
				001h: 883 μ A (1 LSB=97 μ A with cs1_boost = 0) 002h: 980 μ A
				166h: 35 mA
				3FFh: 100 mA

LED12_MODE Register (Address 0x2c)

Figure 21:

LED12_MODE Register

Addr: 0	Addr: 0x2c		LED12_MODE				
Bit	Bit Name	Default	Access	Bit Description			
7	man-sw_led2	0	RW	Function enabled only in manual mode 0: LED output D2 disabled. (High impedance) 1: LED output D2 enabled			
				LED2 mod	de		
				Settings	Behavior		
				000	Always OFF		
				001	Always ON when sequencer is active		
	led2_mode	0	RW	010	Controlled by sequencer		
6:4				011	Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.		
0.4				100	Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.		
				101	Controlled by sequencer, only ON in every fourth iteration, starting at 1:1, 5, 9 etc.		
				110	Controlled by sequencer: secondary LED timing		
				111	Do not use		
_				Function e	nabled only in manual mode		
3	man_sw_led1	0	RW		tput D1 disabled. (High impedance)		
					tput D1 enable		
				LED1 mod			
2:0	led1_mode	0	RW	Settings	Behavior		
				000	Always OFF		



Addr: 0x2c		LED12_MODE					
Bit	Bit Name	Default	Access	Bit Descri	ption		
				001	Always ON when sequencer is active		
				010	Controlled by sequencer		
				011	Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.		
				100	Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.		
				101	Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc.		
				110	Controlled by sequencer: secondary LED timing		
				111	Do not use		

LED34_MODE Register (Address 0x2d)

Figure 22: LED34_MODE Register

Addr: 0x2d		LED34_MODE					
Bit	Bit Name	Default	Access	Bit Descri	ption		
7	man-sw_led4	0	RW	0: LED out	Function enabled only in manual mode 0: LED output D4 disabled. (High impedance) 1: LED output D4 enabled		
				LED4 mod	de		
		0	RW	Settings	Behavior		
	led4_mode			000	Always OFF		
				001	Always ON when sequencer is active		
				010	Controlled by sequencer		
6:4				011	Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.		
				100	Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.		
				101	Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc.		
				110	Controlled by sequencer: secondary LED timing		



Addr: 0x2d		LED34_MODE				
Bit	Bit Name	Default	Access	Bit Description		
				111	Do not use	
3	man_sw_led3	0	RW	Function enabled only in manual mode 0: LED output D3 disabled. (High impedance) 1: LED output D3 enable		
				LED3 mod		
			RW -	Settings	Behavior	
				000	Always OFF	
				001	Always ON when sequencer is active	
				010	Controlled by sequencer	
2:0	lad2 mada	0		011	Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.	
2.0	led3_mode			100	Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.	
				101	Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc.	
				110	Controlled by sequencer: secondary LED timing	
				111	Do not use	

The MAN_SEQ_CFG register is used to configure the operation of the optical front end

MAN_SEQ_CFG Register (Address 0x2e)

Figure 23: MAN_SEQ_CFG Register

Addr: 0x2e		MAN_SEQ_CFG		
Bit	Bit Name	Default	Access	Bit Description
7	man_mode	0	RW	Enables sequencer Enables manual control of optical front end
6	man_sw_sd mult	0	RW	If man_mode=1 0: Disables synchronous demodulator multiplication 1: Enables synchronous demodulator multiplication
5	man_sw_sd pol	0	RW	If man_mode=1 0: Negative polarity in synchronous demodulator multiplication 1: Positive polarity in synchronous demodulator multiplication



Addr: 0x2e		MAN_SI	EQ_CFG						
Bit	Bit Name	Default	Access	Bit Desc	ription				
4	man_sw_itg	0	RW	reset	ode=1 grator capad ator capacito			Ü	
				photodio	on of Photod de amplifier. D4 are conn		D1, PD2,	PD3, PD4	4 to the
			RW	PD3 synd 2:PD1 sy	nchronous f c/to LED3, P nchronous to c/to LED2, P	D4 sync/ o LED1,	to LED4 PD2 sync		
				3: PD1 sy	nchronous to to LED4, P	to LED1,	PD2 syn	c/to LED	1
		0		negedge(mode *(obso (sdp1)) - PD e(sdm2) or no D4=0	1=0 PD2	=0 PD3=	1 PD4=1;	
3:1	diode_ctrl			Note that	PD_CFG.pd diode, the in the PD_C	respectiv	e bit has		
				PD_CF G. pdX	diode_ct rl	Photo Diode 1	Photo Diode 2	Photo Diode 3	Photo Diode 4
				0	XX	OFF	OFF	OFF	OFF
				1	0	ON	ON	ON	ON
				1	1	LED1	LED2	LED3	LED4
				1	2	LED1	LED1	LED2	LED2
				1	3	LED1	LED1	LED4	LED4
				1	4	SPO2 r	mode (ob	solete)	
				1	57	Do not	use		
0	seq_en	0	RW		es sequence es sequence				



LEDSTATUS Register (Address 0xa3)

Figure 24: LEDSTATUS Register

Addr: 0xa3		LEDSTATUS			
Bit	Bit Name	Default Access		Bit Description	
7:4	NA	0	RO	Not used	
3	led4_supply_low	0	RO	If this bit is asserted, LED4 voltage has been too low.	
2	led3_supply_low	0	RO	If this bit is asserted, LED3 voltage has been too low.	
1	led2_supply_low	0	RO	If this bit is asserted, LED2 voltage has been too low.	
0	led1_supply_low	0	RO	If this bit is asserted, LED1 voltage has been too low.	

An asserted bit can be cleared by either writing a '1' to the STATUS.clipdetect bit (in normal mode) or by reading the CLIPSTATUS register (clear on read mode)


7.1.3 Photodiode Selection

In order to have flexible arrangement of the use photodiodes, PD1-PD4 can be individually connected to the photodiode amplifier input. The optional offset current allows cancellation of constant light sources like sunlight. In case of an external photodiode or any other sensor with (low) current output, the pins GPIO0 and GPIO1 can be used as input.

Additionally the sequencer can control the diodes – see diode_ctrl described in register MAN_SEQ_CFG.



Figure 25: Photodiode Selection



PD_CFG Register (Address 0x1a)

Figure 26:

PD_CFG Register

Addr: 0x1a		PD_CFG	PD_CFG				
Bit	Bit Name	Default	Access	Bit Description			
7:6	NA	0	RW	Not used			
6	nd boost	0	RW	pd_boost = 0 pdoffx_ledoff lsb = 10 nA pdoffx_ledon lsb = 10 nA			
	pd_boost	Ü		pd_boost = 1 pdoffx_ledoff lsb = 20 nA pdoffx_ledoonlsb = 20 nA			
5	pd4	0	RW	O: Photodiode PD4 is disconnected from photo amplifier 1: Photodiode PD4 is connected to photo amplifier (as defined in diode_ctrl)			
4	pd3	0	RW	O: Photodiode PD3 is disconnected from photo amplifier 1: Photodiode PD3 is connected to photo amplifier (as defined in diode_ctrl)			



Addr:	Addr: 0x1a		PD_CFG				
Bit	Bit Name	Default	Access	Bit Description			
3	pd2	0	RW	O: Photodiode PD2 is disconnected from photo amplifier 1: Photodiode PD2 is connected to photo amplifier (as defined in diode_ctrl)			
2	pd1	0	RW	O: Photodiode PD1 is disconnected from photo amplifier 1: Photodiode PD1 is connected to photo amplifier (as defined in diode_ctrl)			
1	pd_i1	0	RW	O: Photodiode B (see Photodiode Characteristics) disconnected from TIA input 1: Photodiode B (see Photodiode Characteristics) connected to TIA input; set ltf1_sel=0 and ltf2_sel=0.			
0	pd_i0	0	RW	0: GPIO0-input is disconnected from photo amplifier 1: GPIO0-input is connected to photo amplifier; set gpio_a[0]=1.			

The PD_CFG register is used to configure the input to the photo amplifier.

PDOFFX_LEDOFF Register (Address 0x1b)

Figure 27:

PDOFFX_LEDOFF Register

Addr: 0x1b		PDOFFX_LEDOFF		
Bit	Bit Name	Default	Access	Bit Description
7:0	pdoffx_ledoff	0	RW	Input offset current if all LEDs are OFF (all sw_led* sequencer outputs are zero) Ioffset = pdoffx_ledoff*10 nA if PD_CFG[6] = 0 Ioffset = pdoffx_ledoff*20 nA if PD_CFG[6] = 1 0: Offset source is turned OFF



PDOFFX_LEDON Register (Address 0x1c)

Figure 28:

PDOFFX_LEDON Register

Addr: 0x1c		PDOFFX_LEDON		
Bit	Bit Name	e Default Access		Bit Description
7:0	pdoffx_ledon	0	RW	Input offset current if at least one LED is ON (one or more sw_led* sequencer outputs are non-zero) Ioffset = pdoffx_ledon*10 nA if PD_CFG[6] = 0 Ioffset = pdoffx_ledon*20 nA if PD_CFG[6] = 1 0: Offset source is turned OFF

7.1.4 Photodiode Characteristics

Figure 29:
Photodiode Arrangement –Orientation as in Figure 2








Figure 30: Photodiode Filter Implementation



For operation and characteristics of photodiode 'PDA' and photodiode 'PDB' see section 7.1.13 Light-to-Frequency Mode.



Figure 31: Photodiode Sensitivity (solid black) and LED Emission Spectrum (dotted red and dotted black)



0

Information

All 4 photodiodes used pd1/2/3/4=1; perpendicular light source and no diffusor used on AS7038GB.

7.1.5 Photodiode Trans-Impedance Amplifier (TIA)

The Trans-Impedance Amplifier is used to convert the photocurrent to the voltage.


The photodiode amplifier can be configured in two different modes:

- Photocurrent to voltage converter
- Photocurrent integrator

TIA block also includes a clip detection block.



Figure 32: TIA



Use following settings for the programming of the TIA:

Figure 33: TIA Programming Settings

pd_ampres	pd1234 ⁽¹⁾	pd_ampcap	pd_ampcomp	pd_ampvo	gain	
1	14	13	1	15	1 V/μA	
2	14	7	1	15	2 V/μA	
3	14	5	1	15	3 V/μA	
4	12	2	- 0	15	5 V/μA	
4	34	3	- 0	15	υ ν/μΛ	
5	12	2	- 0	15	7 V/μA	
3	34	3	- 0			
6	1	1	- 0	15	10 V/μA	
U	24	2	- 0	10	το ν/μΑ	
7	12	1	- 0	15	1E \//\	
	34	2	- U	10	15 V/μA	



pd_ampres	pd1234 ⁽¹⁾	pd_ampcap	pd_ampcomp	pd_ampvo	gain		
Low Bandwid	th Mode						
5	14	31	3	15	7 V/μA		
Integrating Mo	Integrating Mode (pd_ampres=0)						
0	14	10	3	15	1 V/pQ		
0	14	20	3	15	1/2V/pQ		
0	14	30	3	15	1/3V/pQ		

⁽¹⁾ pd1234 ... number of active photodiodes (for example, pd1=1, pd2=0, pd3=1, pd4=0 -> pd1234=2)

7.1.6 Photodiode TIA Registers

PD_AMPRCCFG Register (Address 0x1d)

Figure 34: PD_AMPRCCFG Register

Addr: 0x1d		PD_AMPRCCFG			
Bit	Bit Name	Default	Access	Bit Description	
				Feedback resistor	
				Setting	Resistance
				0	No resistor in feedback of amplifier – photocurrent integrator
				1	1 ΜΩ
7:5	pd_ampres	0	RW	2	2 ΜΩ
			3	3 ΜΩ	
				4	5 ΜΩ
				5	7 ΜΩ
				6	10 ΜΩ
				7	15 ΜΩ
4:0	pd_ampcap			Feedback capacitor =po	d_ampcap * 0.1 pF

The PD_AMPCFG register is used to configure the operating mode of the photoamplifier.



PD_AMPCFG Register (Address 0x1e)

Figure 35:

PD_AMPCFG Register

Addr: 0x1e		PD_AMPCFG		
Bit	Bit Name	Default	Access	Bit Description
7	pd_amp_en	0	RW	O: Activates power down mode of photo-amplifier 1: Enables photo-amplifier (direct or automatic pd_amp_auto mode) also set en_bias_ofe=1
6	pd_amp_auto	0	RW	0: Normal TIA mode 1: Enable TIA only when seq_itg is set (i.e. controlled by sequencer itg setting) also set en_bias_ofe=1
5:2	pd_ampvo	1	RW	OpAmp offset Can be used to limit signal in darkness and to shorten rise times
1:0	pd_ampcomp	3	RW	OpAmp compensation, depending on gain and number of used photo diodes Capacitor = pd_ampcap*0.1 pF

PD_THRESHCFG Register (Address 0x1f)

Figure 36:

PD_THRESHCFG Register

Addr: 0x1f		OFE1_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe1_pd_clipdetect_h_thresh	0	RW	If the voltage on the output of the TIA exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as 0: 1824 mV 1: 1748 mV 2: 1672 mV 3: 1596 mV 4: 1520 mV 5:1444 mV 6: 1368 mV 7: 1292 mV



Addr:	Addr: 0x1f		OFE1_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description	
				8: 1216 mV	
				9: 1140 mV	
				10: 1064 mV	
				11: 988 mV	
				12: 912 mV	
				13: 836 mV	
				14: 760 mV	
				15: 684 mV	
3:0	ofe1_pd_clipdetect_l_thresh	0	RW	If the voltage on the output of the OFE2 falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as 0: 76.2 mV 1: 152 mV 2: 228 mV 3: 304 mV 4: 380 mV 5: 456 mV 6: 532 mV 7: 608 mV 8: 684 mV 9: 760 mV 10: 836 mV 11: 912 mV 12: 988 mV 13: 1064 mV 14: 1140 mV 15: 1216 mV	



OFE2_PD_THCFG (Address 0x56)

Figure 37:

OFE2_PD_THCFG Register

Addr:	Addr: 0x56		OFE2_PD_THCFG	
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe2_pd_clipd_h_thresh	0	RW	If the voltage on the output of the TIA exceed this threshold, the irq_clipdetect interrupt is asserted. The threshold is defined as 0: 1824 mV 1: 1748 mV 2: 1672 mV 3: 1596 mV 4: 1520 mV 5: 1444 mV 6: 1368 mV 7: 1292 mV 8: 1216 mV 9: 1140 mV 10: 1064 mV 11: 988 mV 12: 912 mV 13: 836 mV 14: 760 mV 15: 684 mV
3:0	ofe2_sd_clipd_l_thresh	0	RW	If the voltage on the output of the OFE2 falls below this threshold, the irq_clipdetect interrupt is asserted. The threshold is defined as 0: 76.2 mV 1: 152 mV 2: 228 mV 3: 304 mV 4: 380 mV 5: 456 mV 6: 532 mV 7: 608 mV 8: 684 mV



Addr: 0	Addr: 0x56		OFE2_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description	
				9: 760 mV	
				10: 836 mV	
				11: 912 mV	
				12: 988 mV	
				13: 1064 mV	
				14: 1140 mV	
				15: 1216 mV	

7.1.7 Voltage Mode of the Photodiode Amplifier

The output voltage of the photodiode amplifier is depending on the feedback component.

Equation 1:


 $Uout = Iphoto \cdot Rfb$ Feedback resistor

Equation 2:

 $\mathit{Uout} = \mathit{Iphoto} \cdot \frac{\mathit{tINT}}{\mathit{Cfb}}$ Feedback capacitor

Figure 38:

Difference Between Resistive and Capacitive Feedback



(1) **Green**: Capacitive Integration

Green Dotted: Effective Value from Capacitive Mode

Blue: Resistive Feedback **Red**: Light Intensity





Information

The integration time t_{INT} is defined either by the sequencer (man_mode=0) of manually through the bit sw_itg if man_mode=1. For the synchronous demodulator only use the resistive feedback.


7.1.8 Optical Front End Operating Modes

Once the photodiode amplifier is configured the measurement can be done in two different ways. Either the LED-outputs, the photodiode amplifier and the ADC are controlled manually by means of register bits, or they are controlled by a built in sequencer.

Manual Operation of the Optical Frontend:

The optical front end can be manually controlled via the register man_mode=1

Figure 39: Optical Frontend



(1) Applies only if man_mode=1

For manual operation of the LEDs and its current sinks see 7.1.1 LED-Driver

7.1.9 Sequencer

In order to synchronize the LED-currents, the integration time and the ADC-sampling time, a built in sampling sequencers can be used. The sequencer generates the 8-bit-timings based on a 1 μ s clock



which can be pre-scaled with seq_div. The results of the analog to digital conversion are automatically stored in a pipeline buffer or in register adc_data and the ADC FIFO.


The timings can be programmed with following registers (apply for man_mode=0):

Figure 40: Timing Registers

Register	Description
seq_div	Divider of the 1 µs input clock for all sequencer timings
seq_count	Number of measurements in one sequence
seq_start	Writing 1 starts the sequencer, 0 stops the sequencer
seq_period	Time of one measurement cycle
seq_led_start	Start time of the LED drivers within one cycle
seq_led_stop	Stop time of the LED drivers within one cycle
seq_secled_start	Start time of the secondary LED drivers within one cycle (used for SpO2)
seq_secled_stop	Stop time of the secondary LED drivers within one cycle (used for SpO2)
seq_itg_start	Start time of the integrator
seq_itg_stop	Stop time of the integrator
seq_sdp1_start	Start time of the synchronous demodulator's 1 positive multiplication
seq_sdp1_stop	Stop time of the synchronous demodulator's 1 positive multiplication
seq_sdm1_start	Start time of the synchronous demodulator's 1 negative multiplication
seq_sdm1_stop	Stop time of the synchronous demodulator's 1 negative multiplication
seq_sdp2_start	Start time of the synchronous demodulator's 2 positive multiplication
seq_sdp2_stop	Stop time of the synchronous demodulator's 2 positive multiplication
seq_sdm2_start	Start time of the synchronous demodulator's 2 negative multiplication
seq_sdm2_stop	Stop time of the synchronous demodulator's 2 negative multiplication
seq_adc	Sampling position of the ADC
seq_adc2tia, seq_adc3tia	If the TIA channel is selected allow a second (and third) conversion within this cycle.
sd_subs, sd_subs_always	Synchronous demodulator subsampling ratio between sequencer frequency and ADC sampling frequency.
ulp	Ultra low power bit for the sequencer. If this bit is set and sd_subs>0, it disables the LED pulses and powers off the TIA in all sequences but the one where the TIA is sampled. This bit can be used to optimize the power consumption of the LEDs and the AS7038GB (This bit is located in ADC_CFGB Register bit 1)
irq_adc_timing_error	The sequencer setup caused a timing error on ADC conversion.



Figure 41: Block Diagram of Sequencer





7.1.10 Sequencer Registers

SEQ_CNT Register (Address 0x30)

Figure 42:

SEQ_CNT Register

Addr: 0x30		SEQ_CN	SEQ_CNT		
Bit	Bit Name	Default Access Bit Description		Bit Description	
7:0	seq_count	0	RW	Number of measurements in one sequence. If seq_count = 0x0 the sequencer is running continuously if started by seq_start=1 or seq_start_sync=1.	
				This register is reset by disabling/enabling of seq_start=0 (but not by osc_off=1)	

SEQ_DIV Register (Address 0x31)

Figure 43:

SEQ_DIV Register

Addr: 0x31 SEQ_DIV		,		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_div	0	RW	Divider value Sequencer time increment tclk = (seq_div + 1) * 1 μs

The SEQ_DIV register sets the input divider for the main clock.

SEQ_START (Address 0x32)

Figure 44:

SEQ_START Register

Addr: 0)x32	SEQ_ST	ART	
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	R_PUSH	Not used



Addr: 0	Addr: 0x32		SEQ_START			
Bit	Bit Name	Default	Access	Bit Description		
2	seq_start_gpio	0	R_PUSH	After programming, the sequencer waits for a synchronization pulse via GPIO (see register GPIO_SYNC). For all released ADC channels a value is recorded per synchronization pulse (see register ADC_CHANNEL).		
1	seq_start_sync	0	R_PUSH	Similar to seq_start, but the sequencer will wait for overflow of the frequency divider that feeds all the switched-cap filters. This means 1) That it could take anything between 0 and 8 ms before the sequencer actually starts. 2) That the generated frequencies are in phase with the sequencer. For this to have any effect, the sequencer period should be selected with the selected frequencies (sd_bw, hp_freq) in mind.		
0	seq_start	0	R_PUSH	Writing 1 starts the sequencer(s) in the according to the configuration and upon rising edge of seq_start ADC selects first channel. Writing 0 stops the sequencer(s). In manual mode, writing 1 starts one ADC conversion but does not initialize the ADC channel selection. Reading returns 1 if the sequencer is running (sequencer mode), respectively if the ADC is converting (manual mode)		

With the SEQ_START register sets the configured sequencer can be started.

SEQ_PER (Address 0x33)

Figure 45: SEQ_PER Register

Addr: 0x33		SEQ_PER		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_period	0	RW	t_period Sequencer period T = t_period * (seq_div+1) * 1 μs

The SEQ_PER register sets one measurement cycle of the sequencer.



SEQ_LED_STA (Address 0x34)

Figure 46:

SEQ_LED_STA Register

Addr: 0x34		SEQ_LE	D_STA	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_led_start	0	RW	LED start time

The SEQ_LED_STA register sets the LED drive timing. Data is stored as 16-bit value.

SEQ_LED_STO (Address 0x35)

Figure 47:

SEQ_LED_STO Register

Addr: 0x35 SEQ_LED_STO		D_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_led_stop	0	RW	LED stop time

The SEQ_LED_STO register sets the LED drive timing. Data is stored as 16-bit value.

SEQ_SECLED_STA (Address 0x36)

Figure 48:

SEQ_SECLED_STA Register

Addr: 0	x36	SEQ_SECLED_STA		1
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_secled_start	0	RW	Secondary LED start time

The SEQ_LED register sets the secondary LED drive timing, which is used in ledX_mode 6 only. Data is stored as 16-bit value.



SEQ_SECLED_STO (Address 0x37)

Figure 49:

SEQ_SECLED_STO Register

Addr: 0x37 SEQ_SECLED		CLED_ST		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_secled_stop	0	RW	Secondary LED stop time

SEQ_ITG_STA (Address 0x38)

Figure 50:

SEQ_ITG_STA Register

Addr: 0x38		SEQ_ITG_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_itg_start	0	RW	Integrator start time (start time=1 and stop time=0 means that it's - by default - always ON) Turning OFF the integrator actually means discharge the capacitor. This is only useful in capacitive integration mode, without the synchronous demodulator.

The SEQ_ITG register sets the photoamplifier integration time. Data is stored as 16-bit value.

SEQ_ITG_STO (Address 0x39)

Figure 51:

SEQ_ITG_STO Register

Addr: 0	Addr: 0x39 SEQ_ITG_ST		S_STO	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_itg_stop	0	RW	Integrator stop time



SEQ_SDP1_STA (Address 0x3a)

Figure 52:

SEQ_SDP1_STA Register

Addr: 0x3a		SEQ_SD	P1_STA	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdp1_start	0	RW	Positive multiplication start time 1

The SEQ_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value.

SEQ_SDP1_STO (Address 0x3b)

Figure 53:

SEQ_SDP1_STO Register

Addr: 0x3b		SEQ_SD	P1_STO	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdp1_stop	0	RW	Positive multiplication stop time 1

SEQ_SDP2_STA (Address 0x3c)

Figure 54:

SEQ_SDP2_STA Register

Addr: 0	Addr: 0x3c SEQ_S		P2_STA	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdp2_start	0	RW	Positive multiplication start time 2

The SEQ_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value.



SEQ_SDP2_STO (Address 0x3d)

Figure 55:

SEQ_SDP2_STO Register

Addr: 0	Addr: 0x3d		P2_STO	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdp2_stop	0	RW	Positive multiplication stop time 2

SEQ_SDM1_STA (Address 0x3e)

Figure 56:

SEQ_SDM1_STA Register

Addr: 0x3e SEQ_SDM1_STA		M1_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm1_start	0	RW	Negative multiplication start time 1

The SEQ_SDM1 register sets the synchronous demodulator negative multiplication time 1. Data is stored as 16-bit value

SEQ_SDM1_STO (Address 0x3f)

Figure 57:

SEQ_SDM1_STO Register

Addr:	Addr: 0x3f SEQ_SDM1_STO		M1_STO	
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm1_stop	0	RW	Negative multiplication stop time 1



SEQ_SDM2_STA (Address 0x40)

Figure 58:

SEQ_SDM2_STA Register

Addr: 0	x40	SEQ_SDM2_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm2_start	0	RW	Negative multiplication start time 2

The SEQ_SDM2 register sets the synchronous demodulator negative multiplication time 2. Data is stored as 16-bit value

SEQ_SDM2_STO (Address 0x41)

Figure 59:

SEQ_SDM2_STO Register

Addr: 0)x41	SEQ_SDM2_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm2_stop	0	RW	Negative multiplication stop time 2

SEQ_ADC (Address 0x42)

Figure 60:

SEQ_ADC Register

Addr: 0x42		SEQ_ADC		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_adc	0	RW	ADC start sampling time The ADC conversion needs to be finished before the sequencer period ends otherwise ADC samples can be lost.

The SEQ_ADC register defines the time when the ADC starts sampling during each measurement cycle.



SEQ_ADC2TIA (Address 0x43)

Figure 61:

SEQ_ADC2TIA Register

Addr: 0x43		SEQ_AD	SEQ_ADC2TIA		
Bit	Bit Name	Default	Access	Bit Description	
				ADC second sampling time for TIA: If this time is non-zero, an ADC conversion is started at the given cycle, but only if adc_sel is currently selecting TIA. For all other channels, there is only a single ADC conversion executed in the sequencer period.	
7:0	seq_adc2tia	0	RW	Warning: If non-zero, seq_adc must be non-zero as well, and seq_adc2tia bigger than seq_adc. The difference must be high enough so that the second ADC conversion is started after the first ADC conversion has finished.	
				Also, if the seq_adc2tia features is used, there is the additional restriction that the second ADC conversion has to be finished before the end of the sequencer period.	

SEQ_ADC3TIA (Address 0x44)

Figure 62:

SEQ_ADC3TIA Register

Addr: 0x44		SEQ_ADC3TIA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_adc3tia	0	RW	ADC third sampling time for TIA: same as seq_adc2tia. Also must make sure to not overlap ADC conversions! Also, adc3tia must be after adc2tia



SD_SUBS (Address 0x45)

Figure 63:

SD_SUBS Register

Addr: 0x45		SD_SUB	SD_SUBS		
Bit	Bit Name	Default	Access	Bit Description	
7:0	sd_subs	0	RW	Synchronous demodulator subsampling ratio between sequencer frequency and ADC sampling frequency. ADC-Fsample = Sequencyer_Frequency/(sd_subs+1) When setting to 0, then in every sequencer iteration the ADC will run. When setting to 1, then the first sequencer iteration will not trigger the ADC, but the second one will. Setting to N will make N iterations without ADC, followed by one iteration with the ADC measurement executed. It is recommended to use the ADC interrupt in this case and not the sequencer interrupt. Also see sd_subs_always which significantly affects this mechanism.	

SEQ_CFG (Address 0x46)

Figure 64:

SEQ_CFG Register

Addr: 0x46		SEQ_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:1	Not used	0	RW	Not used
				If this bit is asserted, all sequencer periods are subject to subsampling as defined in SD_SUBS. If this bit is zero, then only the first period of an
0	sd_subs_always	0	RW	"ADC cycle" is duplicated sd_subs times, all other periods are regular.
U				One "ADC cycle" is the time from the sequence in which adc_sel is pointing to the "smallest" adc channel up and including the sequence of the "largest" adc channel.



SEQ_ERR (Address 0x47)

Figure 65:

SEQ_ERR Register

Addr:	Addr: 0x47		SEQ_ERR			
Bit	Bit Name	Default	Access	Bit Description		
7	irq_adc_timing_error	0	SS_WC	The ADC is started by the sequencer (or manually) while it was still converting. This does not flag an interrupt but when playing with the sequencer settings we suggest to check this flag to make sure that there is no problem with the sequencer programming		
6:0	Not used	0	RW	Not used		

CYC_COUNTER (Address 0x60)

Figure 66:

CYC_COUNTER Register

Addr: 0	x60	CYC_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	cycle_counter	0	RO	Current cycle counter value

The SEQ_COUNTER register shows the current value of the sequence counter and period counter

SEQ_COUNTER (Address 0x61)

Figure 67:

SEQ_COUNTER Register

Addr: 0x61		SEQ_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	sequence_counter	0	RO	Current sequence counter value



SUBS_COUNTER (Address 0x62)

Figure 68:

SUBS_COUNTER Register

Addr: 0	x62	SUBS_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	subs_counter	0	RO	Current subsampling counter value

OVERSAMPLING/AVERAGE

Noise improvement.

Generate the programmable average of multiple sample for two input channels (e.g., PPG and ECG). The mean value is programmed as a 2ⁿ function.

SEQ_OVS_SEL (Address 0x48)

Figure 69:

SEQ_OVS_SEL Register

Addr: 0x48 SEQ_OVS_SEL				
Bit	Bit Name	Default	Access	Bit Description
7:4	ovs_sel2	0	RW	Selecting the ADC channel for oversampling 2
3:0	ovs_sel1	0	RW	Selecting the ADC channel for oversampling 1

SEQ_OVS_VAL (Address 0x49)

Figure 70:

SEQ_OVS_VAL Register

Addr: 0x49 SEQ_OVS		_VAL		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6:4	ovs_val2	0	RW	Set value for oversampling 2, 2^ovs_val2
3	Not used	0	RW	Not used
2:0	ovs_val1	0	RW	Set value for oversampling 1, 2^ovs_val1



SEQ_DIS_SEL (Address 0x4a)

Figure 71:

SEQ_DIS_SEL Register

Addr: 0x4a SEQ_DIS_SEL		S_SEL		
Bit	Bit Name	Default	Access	Bit Description
7:4	dis_sel2	0	RW	Select ADC for disable channel 2
3:0	dis_sel1	0	RW	Select ADC for disable channel 1

SEQ_DIS_VAL1 (Address 0x4b)

Figure 72:

SEQ_DIS_VAL1 Register

Addr: 0x4b		SEQ_DIS_VAL1		
Bit	Bit Name	Default Access Bit Description		Bit Description
7:0	seq_dis_val1	0	RW	Set value n for disable channel 1 fdisable = fcycle / (seq_dis_val1 + 1)

SEQ_DIS_VAL2 (Address 0x4c)

Figure 73:


SEQ_DIS_VAL2 Register

Addr: 0x4c		SEQ_DIS_VAL2		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_dis_val2	0	RW	Set value n for disable cannel 2 fdisable = fcycle / (seq_dis_val2 + 1)



7.1.11 Optical Signal Conditioning

Figure 74:
Optical Signal Conditioning



Synchronous Demodulator

Two optional synchronous demodulators can be used to detect small optical signals in the presence of large unwanted noise (ambient light). Since the detector synchronizes to the LED frequency, the demodulator can only be used of the measurement sequencer is running.

It includes input filer (adjustable high pass and low pass, notch filter) and 2^{nd} order adjustable output low pass. The demodulator itself multiplies the signal by +1 / 0 / -1 with a timing which is controlled by the sequencer.



Information

The optical signal conditioning stage need sigref_en=1 for operation.




High Pass Filter

Two optional high pass filter can be used to remove unwanted DC-components from the signal and allows further amplification. In order to guarantee fast settling times of the filter, four cutoff frequencies can be chosen.

Gain Stage

Two optional gain stage can be used to amplify the signal after the DC-component has been removed.

Figure 75:
Optical Signal Conditioning Signal Path (25 Hz LED sampling rate example)



The LED that is periodically turned ON and OFF, samples the cardio-vascular pulse wave. The photodiode measures the reflected light that is modulated by the LED sampling frequency (25 Hz in the examples Figure 75). Unwanted light like red/IR ambient light or glass reflected LED light is not modulated. The signal can be sent to the Pre-filter block where an anti-aliasing filter removes the high frequency noise, followed by a high pass filter that removes the low frequency noise and unwanted do light. After the Synchronous demodulator demodulates the signal it is filtered and amplified.



7.1.12 Optical Signal Conditioning Registers

OFE_CFGA (Address 0x50)

Figure 76:

OFE_CFGA Register

Addr: 0x50 OFE_CFGA			GA		
Bit	Bit Name	Default	Access	Bit Description	
7	ofe2_en	0	RW	Enable OFE2	
6	ofe1_en	0	RW	Enable OFE1	
5	en_bias_ofe	0	RW	Enable bias for O	FE and TIA
			Anti-aliasing filter	cut-off frequency	
				Settings	Signal
4:3	oo frog	0	D\A/	0	10 kHz
4.3	aa_freq	0	RW	1	20 kHz
				2	40 kHz
			-	3	60 kHz
				SD gain	
				Settings	Normal Gain
			-	0	1
				1	2
2:0	goin ad	0	RW	2	4
2.0	gain_sd	U	KVV	3	8
				4	16
				5	32
				6	64
				7	Reserved



OFE1_SD_THCFG (Address 0x51)

Figure 77:

OFE1_SD_THCFG Register

Addr:	0x51	OFE1_S	D_THCFG	
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe1_sd_clipd_h_thresh	0	RW	If the voltage on the output of the gain_sd stage of OFE1 (input of synchronous demodulator) exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as: 0: 1824 mV 1: 1748 mV 2: 1672 mV 3: 1596 mV 4: 1520 mV 5: 1444 mV 6: 1368 mV 7: 1292 mV 8: 1216 mV 9: 1140 mV 10: 1064 mV 11: 988 mV 12: 912 mV 13: 836 mV 14: 760 mV 15: 684 mV
3:0	ofe1_sd_clipd_l_thresh	0	RW	If the voltage on the output of the gain_sd stage OFE 1 (input of synchronous demodulator) falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as: 0: 67 mV 1: 143 mV 2: 219 mV 3: 295 mV 4: 371 mV 5: 447 mV 6: 523 mV 7: 599 mV 8: 675 mV 9: 751 mV 10: 827 mV



Addr: 0	Addr: 0x51		OFE1_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description	
				11: 903 mV	
				12: 979 mV	
				13: 1055 mV	
				14: 1131 mV	
				15: 1207 mV	

OFE_CFGC (Address 0x52)

Figure 78: OFE_CFGC Register

Addr: 0x52		OFE_CFGC		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6	prefilter_aa_byp	0	RW	O: Anti-aliasing filter (aa_filter) is used Bypass anti-aliasing filter
5	prefilter_hp_byp	0	RW	0: Use 200 Hz high pass filter 1: Bypass 200 Hz high pass filter
4	prefilter_gain_byp	0	RW	0: Use gain_sd stage 1: Bypass gain_sd stage
3	prefilter_bypass_en	0	RW	O: Use prefilter unless any of the above register is set 1: Bypass complete prefilter
2	prefilter_aa_en	0	RW	0: Anti-aliasing filter (aa_filter) is OFF 1: Anti-aliasing filter is ON
1	prefilter_hp_en	0	RW	0: 200 Hz high pass filter is OFF 1: 200 Hz high pass filter is ON
0	prefilter_gain_en	0	RW	0: gain_sd stage is OFF 1: gain_sd stage is ON



OFE_CFGD (Address 0x53)

Figure 79:

OFE_CFGD Register

Addr:	0x53	OFE_CF	OFE_CFGD					
Bit	Bit Name	Default	Access	Bit Descripti	on			
7	Not used	0	RW	Not used				
				Bandwidth of r	notch filter.			
				Settings	Value)		
6:5 notch_bw	0	DW	0	Max E	ЗW			
	3	RW	1					
			2					
				3	Min B	W (default)		
				er pulse rate for bos. Pulse width = 1µ				
			RW -	Settings	Pulse Frequency	Cutoff Frequency		
4:2	ofe_sd_hp	0		0	125 kHz	200 Hz		
4.2	ole_su_lip	O		1	62.5 kHz	100 Hz		
				2	31.25 kHz	50 Hz		
				3	15.625 kHz	25 Hz		
				4	7.8125 kHz	12.5 Hz		
				OFE anti-alia	sing			
				Setting	Nomi	nal Gain		
1.0	ofo as as	0	DW/	0	Вура	SS		
1:0	ofe_gs_aa	0	RW	1	fc=10	0 kHz		
				2	fc=10	kHz		
				3	fc=82	6 Hz		



OFE1_CFGA (Address 0x54)

Figure 80:

OFE1_CFGA Register

Addr:	Addr: 0x54 OFE1_CFGA			
Bit	Bit Name	Default	Access	Bit Description
7	ofe1_sd_pol_init	0	RW	The low level driver shall ensure that this register is 0 if one of the seq_sdm pulses is first, and is 1 if the seq_sdp is first within a sequence.
6	ofe1_sd_en	0	RW	Power down of the synchronous demodulator Enable synchronous demodulator
5	ofe1_hp_en	0	RW	0: Power down of the high pass filter 1: Enable high pass filter
4	ofe1_gain_en	0	RW	0: Power down of the gain stage 1: Enable gain stage
3	ofe1_sd_byp	0	RW	Synchronous demodulator is used Synchronous demodulator is bypassed
2	ofe1_hp_byp	0	RW	0: HP filter is used 1: HP filter is bypassed
1	ofe1_gain_byp	0	RW	0: Gain stage is used 1: Gain stage is bypassed
0	ofe1_sd_hld	0	RW	SD hold 0: Output of synchronous demodulator is forced to SIGREF if not set to +1 or -1 1: Output of synchronous demodulator is tristated if not set to +1 or -1

OFE1_CFGB (Address 0x55)

Figure 81:

OFE1_CFGB Register

Addr: 0x55		OFE1_CFGB				
Bit	Bit Name	Default	Access	Bit Description		
			Gain for synchro	nous demodulator 1.		
			Setting	Gain		
7:5	ofo1 goin g	0	RW	0	1	
7.5	ofe1_gain_g			1	2	
				2	4	
				3	8	



Addr: 0x55		OFE1_CFGB				
Bit	Bit Name	Default	Access	Bit Description		
				4	16	
				5	32	
				6	64	
				7	128	
				Low pass clock for and cutoff freque	or synchronous demodulator 1 ncy	
		0	RW	Settings	Cutoff Frequency	
				0	10 Hz	
4:2	ofe1_sd_bw			1	20 Hz	
				2	40 Hz	
				3	80 Hz	
				4	5 Hz	
				5	2.5 Hz	
				High pass filter podemodulator 1. P	ulse rate for synchronous rulse width = 1 µs	
			RW	Settings	Cutoff Frequency	
1:0	of1e_hp_freq	0		0	0.33 Hz	
	7 7 7 7			1	1.32 Hz	
				2	5.28 Hz	
				3	10.56 Hz	

OFE2_SD_THCFG (Address 0x57)

Figure 82:

OFE2_SD_THCFG Register

Addr: (Addr: 0x57		OFE2_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description	
7:4	ofe2_sd_clipd_h_thresh	0	RW	If the voltage on the output of the gain_sd stage of OFE2 (input of synchronous demodulator) exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as: 0: 1824 mV 1: 1748 mV	



Addr: 0x57		OFE2_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
				2: 1672 mV
				3: 1596 mV
				4: 1520 mV
				5: 1444 mV
				6: 1368 mV
				7: 1292 mV
				8: 1216 mV
				9: 1140 mV
				10: 1064 mV
				11: 988 mV
				12: 912 mV
				13: 836 mV
				14: 760 mV
				15: 684 mV
				If the voltage on the output of the gain_sd stage OFE 2 (input of synchronous demodulator) falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as:
				0: 67 mV
				1: 143 mV
				2: 219 mV
				3: 295 mV
				4: 371 mV
3:0	ofe1_sd_clipd_l_thresh	0	RW	5: 447 mV
				6: 523 mV
				7: 599 mV
				8: 675 mV
				9: 751 mV
				10: 827 mV
				11: 903 mV
				12: 979 mV
				13: 1055 mV
				14: 1131 mV
				15: 1207 mV



OFE2_CFGA (Address 0x58)

Figure 83:

OFE2_CFGA Register

Addr:	Addr: 0x58		FGA	
Bit	Bit Name	Default	Access	Bit Description
7	ofe2_sd_pol_init	0	RW	The low level driver shall ensure that this register is 0 if one of the seq_sdm pulses is first, and is 1 if the seq_sdp is first within a sequence.
6	ofe2_sd_en	0	RW	Power down of the synchronous demodulator Enable synchronous demodulator
5	ofe2_hp_en	0	RW	0: Power down of the high pass filter 1: Enable high pass filter
4	ofe2_gain_en	0	RW	0: Power down of the gain stage 1: Enable gain stage
3	ofe2_sd_byp	0	RW	Synchronous demodulator is used Synchronous demodulator is bypassed
2	ofe2_hp_byp	0	RW	0: HP filter is used 1: HP filter is bypassed
1	ofe2_gain_byp	0	RW	0: Gain stage is used 1: Gain stage is bypassed
0	ofe2_sd_hld	0	RW	SD hold 0: Output of synchronous demodulator is forced to SIGREF if not set to +1 or -1 1: Output of synchronous demodulator is tristated if not set to +1 or -1

OFE2_CFGB (Address 0x59)

Figure 84:

OFE2_CFGB Register

Addr: 0x59		OFE2_CFGB				
Bit	Bit Name	Default	Access	Bit Description		
			Gain for synchro	nous demodulator 2.		
			Setting	Gain		
7:5	ofo? goin g	0	RW	0	1	
7.5	ofe2_gain_g			1	2	
				2	4	
				3	8	



Addr: 0x59		OFE2_CFGB				
Bit	Bit Name	Default	Access	Bit Description		
				4	16	
				5	32	
				6	64	
				7	128	
				Low pass clock for and cutoff freque	or synchronous demodulator 2 ncy	
		0	RW	Settings	Cutoff Frequency	
				0	10 Hz	
4:2	ofe2_sd_bw			1	20 Hz	
				2	40 Hz	
				3	80 Hz	
				4	5 Hz	
				5	2.5 Hz	
					ulse rate for synchronous rulse width = 1 µs	
				Settings	Cutoff Frequency	
1:0	of2e_hp_freq	0	RW	0	0.33 Hz	
				1	1.32 Hz	
				2	5.28 Hz	
				3	10.56 Hz	

OFE_NOTCH (Address 0x5a)

Figure 85:

OFE_NOTCH Register

Addr: 0x5a		OFE_NOTCH			
Bit	Bit Name	Default	Access	Bit Description	
7	Not used	0	RW	Not used	
6	ofe2_notch_sel60	0	RW	0: Fc=50 Hz 1: Fc=60 Hz	
5	ofe2_notch_byp	1	RW	0: OFE2 Notch filter Not bypassed 1: OFE2 Notch bypassed	
4	ofe2_notch_en	0	RW	0: Power down of the OFE2 high pass filter 1: Enable OFE2 Notch filter	




Addr: 0x5a		OFE_NOTCH		
Bit	Bit Name	Default	Access	Bit Description
3	Not used	0	RW	Not used
2	ofe1_notch_sel60	0	RW	0: Fc= 50 Hz 1: Fc= 60 Hz
1	ofe1_notch_byp	1	RW	0: OFE1 Notch filter Not bypassed 1: OFE1 Notch bypassed
0	ofe1_notch_en	0	RW	0: Power down of the OFE1 high pass filter 1: Enable OFE1 Notch filter

7.1.13 Light-to-Frequency Mode

The LTF (light-to-frequency, or FM, frequency mode) mode.

Figure 86: Light-to-Frequency Mode Internal Circuit



(1) Do not use diodes which are connected to the TIA (register pd_a, pd_b, pd1...4) at the same time when Itf_en is enabled on the same diode.



LTFDATA0_L (Address 0x20)

Figure 87:

LTFDATA0_L Register

Addr: 0x20		LTFDATA0_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltfdata0[7:0]	0	RO	LTF result channel 0 low byte. Software must make sure that the LTF integration is not running when accessing the LTFDATA registers. These are the direct counter registers, they are not latched. If buffering is required, consider using FIFO mode.

LTFDATA0_H (Address 0x21)

Figure 88:

LTFDATA0_H Register

Addr: 0x21 LTF		LTFDAT	TFDATA0_H		
Bit	Bit Name	Default	Access	Bit Description	
7:0	ltfdata0[15:8]	0	RO	LTF result channel 0 high byte	

LTFDATA1_L (Address 0x22)

Figure 89:

LTFDATA1_L Register

Addr: 0x22		LTFDATA1_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltfdata0[7:0]	0	RO	LTF result channel 1 low byte. Software must make sure that the LTF integration is not running when accessing the LTFDATA registers. If buffering is required, consider using FIFO mode.



LTFDATA1_H (Address 0x23)

Figure 90:

LTFDATA1_H Register

Addr: 0x23 LTFDATA1_H		A1_H		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltfdata1[15:8]	0	RO	LTF result channel 1 high byte

ITIME (Address 0x24)

Figure 91:

ITIME Register

Addr: 0x2	Addr: 0x24		ITIME	
Bit	Bit Name	Default	Access	Bit Description
7:0	itime	0	RW	LTF integration time. MODCLK is 2/3MHz (666.67 kHz). One LSB of itime is 3.072 ms (2048 MODCLK cycles). 0=3.072 ms 255=786.432 ms Using the itime_unit register (see below), the unit of itime can be reduced by 2, 4, or 8. This shorter integration times can be selected (required for flicker detection), but it can also be used to increase the resolution of itime. For example, if 50ms integration time are desired, the best value for regular itime would be 15 (=16 periods=49.152 ms). However, but setting itime_unit=2 (LSB=768 μs), one can select 64 (=65 periods=49.9 ms) Warning: selecting an integration time smaller than 3.072 ms will reduce the resolution of the conversion, as the maximum ltfdata value is not 1024 (10 bits) anymore, but 512 (9 bits) in case of 1.536 ms integration time, 256 (8 bits) for 768 μs and 128 (7 bits) for 384 μs



LTF_CONFIG (Address 0x25)

Figure 92: LTF_CONFIG Register

Addr: 0x2	25	LTF_CO	NFIG	
Bit	Bit Name	Default	Access	Bit Description
7	infinite_itime	0	RW	If this is asserted, then integration does not stop. The ITIME setting is ignored. Use with watch the ltfdata counters. (Warning: must be filtered in software to prevent inconsistent upper/lower byte). It's implemented as a count disable on the integration counter, so when resetting bit to 0 again, the itime counter will continue and results can be read afterwards through the regular mechanisms (Itfdata or FIFO) This is intended for very long integration times - as the timing is controlled by software/I ² C, accuracy fully depends on the system and I ² C master.
6	az_disable_auto	0	RW	O: Run autozero on both channels every time FM mode is activated for the first time after ENAB is being asserted. T: Do not run autozero automatically. Autozero can only be activated manually (AZ_CONTROL)
				Autozero mechanism. It is asimple and robust follower circuit that requires as many cycles asoffsetvalue minus startvalue. Mode 0 is the safe default mode, mode 1 isused in production test to be sure that the DAC can generate all values.Mode 2 can be used if AZ time is an issue, if one is certain that the AZvalue has not changed much: typically if full AZ has been run, one canassume that offset only changes a little bit from temperature.
5:4	az_mode	0	RW	Settings Mode
0.1	<u>a</u>	Ü	TXVV	Always start at zero when 0 searching the best offset value,128+16 cycles
				Always start at the previous offset with the auto-zero mechanism, 256+16 cycles
				Always start at the previous offset with the auto-zero mechanism, 16+16 cycles
				3 Not used
3	Not used	0	RW	Not used
2	ltf_prox_mode	0	RW	LTF proximity mode



Addr: 0x2	Addr: 0x25		LTF_CONFIG			
Bit	Bit Name	Default	Access	Bit Description		
1	ltf_fiifo_mode	0	RW	Run LTF integrations back to back, the LTF modulator is running continuously (the modulators are not reset between integrations cycles). After each integration, the result gets written to the FIFO. The FIFO is being filled automatically, FIFO threshold interrupt is flagged as configured. The first item read from the FIFO is from channel 0, the next one from channel 1, etc. Note that there is no ltf_done interrupt triggered after each integration. A FIFO threshold of 1 can be used to generate an interrupt for each result. irq_ltf_enab should be kept asserted to avoid missing an ltf_sat interrupt. Do not enable ADC/sequencer FIFO mode and ltf_fifo_mode at the same time, corrupted data would be the result. Make sure to empty the FIFO in time, if the FIFO is full, new data is not being stored in the FIFO. Source of data read from the FIFO after an overflow condition is undefined (can be from channel 0 or channel 1) Stop the procedure by clearing this bit.		
0	ltf_enable	0	RW	This bit must be asserted for any LTF function (powers up the LTF clock tree)		

LTF_SEL (Address 0x26)

Figure 93:

LTF_SEL Register

Addr: 0x26		LTF_SEL	LTF_SEL				
Bit	Bit Name	Default	Access	Bit Description			
7	Do not use	0	RW	Do not use			
			Select the sensor	diode for LTF1			
		0	RW	Setting	Source		
6.4	l+f1 ool			0	Clear		
6:4	ltf1_sel	2		1	Not used		
				2	IR		
				3	Not used		



Addr: 0x26		LTF_SEL				
Bit	Bit Name	Default	Access	Bit Description		
				4	PD1	
				5	PD2	
				6	PD3	
				7	PD4	
3	Not used	0	RW	Not used		
		0		Select the sensor diode for LTF0		
			RW	Setting	Source	
				0	Clear	
				1	Clear	
2:0	ltf0_sel			2	IR	
2.0	itio_sei	0		3	IR	
				4	PD1	
				5	PD2	
				6	PD3	
				7	PD4	



LTF_GAIN (Address 0x27)

Figure 94:

LTF_GAIN Register

Addr: 0x27		LTF_GAI	LTF_GAIN				
Bit	Bit Name	Default	Access	Bit Description	on		
7:6	Do not use	0	RW	Do not use			
				Select the itim See ITIME reg	e unit. gister description (Figure 91).		
				Setting	Behavior		
5:4	itime_unit	0	RW	0	Normal, time LSB=3.072 ms		
				1	/2, LSB=1.536 ms		
				2	/4, time LSB=768 μs		
				3	/8, time LSB=384 μs		
				Select the gair	1		
				Setting	Gain		
				0	0.25		
			RW	1	0.5		
				2	1		
3:0	ltf goin	0		3	2		
3.0	ltf_gain	0		4	4		
				5	8		
				6	16		
				7	24		
				8	64		
				9-15	Reserved – do not use		

LTF_CONTROL (Address 0x28)

Figure 95:

LTF_CONTROL Register

Addr: 0x	28	B LTF_CONTROL		
Bit	Bit Name	Default	Access	Bit Description
7:1	Do not use	0	R_PUSH	Do not use



Addr: 0x28		LTF_CONTROL		
Bit	Bit Name	Default	Access	Bit Description
0	ltf_start	0	R_PUSH	Writing 1 starts the counter, and it will run for the specified time (itime). Afterwards it stops automatically and interrupt is flagged. writing 0 to the counter stops it as well. reading the value returns whether the counter is running. If ltf_fifo_mode is non-zero, then FM conversions are done continuously until a 0 is written to this bit again.

AZ_CONTROL (Address 0x29)

Figure 96:

AZ_CONTROL Register

Addr: 0x29		AZ_CON	AZ_CONTROL		
Bit	Bit Name	Default	Access	Bit Description	
7:2	Do not use	0	RW_SM	Do not use	
1	az_enable_1	0	RW_SM	Writing a '1' to this register starts the AZ engine for channel 1. This is usually not necessary, as AZ is executed automatically before the first LTF integration (unless az_disable_auto is set) The bit is cleared to '0' automatically when the AZ has finished. You cannot write a '0' to this register.	
0	az_enable_0	0	RW_SM	The same as az_enable_1, but for channel 0.	

OFFSET0 (Address 0x2a)

Figure 97:

OFFSET0 Register

Addr: 0x2a		OFFSET0		
Bit	Bit Name	Default	Access	Bit Description
7:0	offset0[7:0]	0	RW_SM	This register holds the value of the offset on the channel 0 OpAmp. It can be overwritten, and it gets overwritten by the auto-zero mechanism. The value is in sign/magnitude encoding. The value is ±127, sign/magnitude



OFFSET1 (Address 0x2b)

Figure 98:

OFFSET1 Register

Addr: 0x2b		OFFSET1		
Bit	Bit Name	Default	Access	Bit Description
7:0	offset0[7:0]	0	RW_SM	This register holds the value of the offset on the channel 1 OpAmp. It can be overwritten, and it gets overwritten by the auto-zero mechanism. The value is in sign/magnitude encoding. The value is ±127, sign/magnitude

LTF_THRESHOLD_LOW0 (Address 0x6c)

Figure 99:

LTF_THRESHOLD_LOW0 Register

Addr: 0x6c		LTF_THE	LTF_THRESHOLD_LOW0		
Bit	Bit Name	Default Access Bit Description		Bit Description	
7:0	ltf_threshold_low[7:0]	00	RW	If LTF returns a value above Itf_threshold_low (not equal), then the Itf_threshold_low interrupt can be triggered	

LTF_THRESHOLD_LOW1 (Address 0x6d)

Figure 100:

LTF_THRESHOLD_LOW1 Register

Addr: 0x6d		LTF_THRESHOLD_LOW1		
Bit	Bit Name	Default Access Bit Description		Bit Description
7:0	ltf_threshold_low[15:8]	00	RW	If LTF returns a value above ltf_threshold_low (not equal), then the ltf_threshold_low interrupt can be triggered



LTF_THRESHOLD_HIGH0 (Address 0x6d)

Figure 101:

LTF_THRESHOLD_HIGH0 Register

Addr: 0x6d		LTF_THE	LTF_THRESHOLD_HIGH0			
Bit	Bit Name	Default Access Bit Description		Bit Description		
7:0	ltf_threshold_high[7:0]	FF	RW	If LTF returns a value below Itf_threshold_high (not equal), then the Itf_threshold_high interrupt can be triggered.		

LTF_THRESHOLD_HIGH1 (Address 0x6e)

Figure 102:

LTF_THRESHOLD_HIGH1 Register


Addr: 0x6e		LTF_THRESHOLD_HIGH1		
Bit	Bit Name	Default Access Bit Description		Bit Description
7:0	ltf_threshold_high[15:8]	FF	RW	If LTF returns a value below Itf_threshold_high (not equal), then the Itf_threshold_high interrupt can be triggered.

7.1.14 Electrical Analog Front End

The electrical analog front end consists of three identical signal paths with independent settings of bias condition, gain and offset. Four general purpose pins and ECG_REF can be used either as configurable GPIO pin or as analog input pins for the electrical analog front end. The analog inputs can be configured to setup different amplifier topologies.




Figure 103: AFE Schematic





DAC Switching

Figure 104:
Electrical Analog Front End DAC Level Switching



If bit dac_mode is not zero, the DAC switches its codes between dac1_value and dac2_value on the beginning of every/every 2nd/every 4th sequencer cycle where the ADC is converting the electrical frontend channel. ADC conversions of any other channel do not switch the DAC.

Input Pins

Four general purpose pins and ECG_REF can be used either as configurable GPIO pin or as analog input pins for the electrical analog front end. The analog inputs can be configured to setup different amplifier topologies.

7.1.15 EAF (Electrical Analog Frontend) Registers

EAF_CFG (Address 0x70)

Figure 105:

EAF_CFG Register

Addr: 0x	<70	AFE_CFG		
Bit	Bit Name	Default Access Bit Description		Bit Description
7:4	Do not use	0	RW	Do not use
3	eaf_enab	0	RW	EAF bias deactivated EAF bias activated (need to be set for any functions of the EAF are used).



Addr: 0	Addr: 0x70 AFE_		_CFG		
Bit	Bit Name	Default Access		Bit Description	
2	eaf_enab_dac	0	RW	0: DAC inside the EAF OFF 1: DAC inside the EAF ON	
1	eaf_enab_dac_buf	0	RW	0: DAC buffer OFF 1: DAC buffer ON	
0	eaf_enab_gainstage	0	RW	0: Gain stage in EAF OFF 1: Gain stage in EAF ON	

The EAF_CFG register is used to configure the analog frontend.

EAF_GST (Address 0x80)

Figure 106:

EAF_GST Register

Addr: 0x80		EAF_GS	EAF_GST				
Bit	Bit Name	Default	Access	Bit Description	1		
				Gain stage inpu	ıt selection		
				Setting	Meaning		
				0	Not connected		
7.5	anio ant in	0	DW	1	GPIO0		
7:5	gpio_gst_in	0	RW	2	GPIO1		
				3	GPIO2		
				4	GPIO3		
				5	ECG_REF		
			RW	Gain stage reference voltage			
				Setting	Meaning		
4.0	ant rot	0		0	AGND		
4:3	gst_ref	0		1	DAC buffer		
				2	SIGREF		
				3	Reserved		
				Gain stage gair	1		
0.0	ant anim	0	RW	Setting	Meaning		
2:0	gst_gain	0		0	1		
				1	2		



Addr: 0x80		EAF_GST				
Bit	Bit Name	Default Access Bit Description				
				2	4	
				3	8	
				4	16	
				5	32	
				6	64	
				7	Reserved	

The EAF register is used to configure the electrical frontend

EAF_BIAS (Address 0x81)

Figure 107:

EAF_BIAS Register

Addr: 0x81 EAF_BIAS					
Bit	Bit Name	Default	Access	Bit Descri	ption
			Resistive b	piasing	
			Setting	Meaning	
			0	No resistive biasing	
7:5	ania r bias	0	RW	1	Resistive biasing on GPIO0
7.5	gpio_r_bias	U	KVV	2	Resistive biasing on GPIO1
				3	Resistive biasing on GPIO2
				4	Resistive biasing on GPIO3
				5	Resistive biasing on ECG_REF
4:0	Not used	0	RW	Do not use)

EAF_DAC (Address 0x82)

Figure 108:

EAF_DAC Register

Addr: 0x	82	EAF_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:5	Do not use	0	RW	Do not use



Addr: 0x82		EAF_CFG				
Bit	Bit Name	Default	Access	Bit Descriptio	n	
4	sigref_on_dac_buf	0	RW	If asserted, cor	nnect SIGREF to DAC buffer.	
3	measure_dac	0	RW	If this bit is asserted, the DAC output is connected to the gain stage input (independent of gpio_gst_in selection, therefore the DAC output is measurable on the GPIO pin)		
				DAC on GPIO		
				Setting	Meaning	
				0	No DAC biasing	
0.0	anda da a	0	DW	1	DAC on GPIO0	
2:0	gpio_dac	0	RW	2	DAC on GPIO1	
				3	DAC on GPIO2	
				4	DAC on GPIO3	
				5	DAC on ECG_REF	

EAF_DAC1_L (Address 0x83)

Figure 109:

EAF_DAC1_L Register

Addr: 0x83		EAF_DA	C1_L	
Bit	Bit Name	Default	Default Access Bit Description	
7:6	dac1_value[1:0]	0	RW	DAC value 1 (2LSB)
5:0	Not used	0	RW	Not used

The EAF_DAC1/2_L/H registers is used to configure the dac value. See bit dac_mode for selection of dac register 1 or 2



EAF_DAC1_H (Address 0x84)

Figure 110:

EAF_DAC1_H Register

Addr: 0x84		EAF_DA	EAF_DAC1_H			
Bit	Bit Name	Default	Access	Bit Description		
7:0	dac1_value[9:2]	0	RW	DAC value 1 (upper 8 bits) 10-bit value: 0x000: 0 V 0x3FF: 1.9 V		

EAF_DAC2_L (Address 0x85)

Figure 111:

EAF_DAC2_L Register

Addr: 0x85		EAF_DA	EAF_DAC2_L			
Bit	Bit Name	Default	Access	Bit Description		
7:6	dac2_value[1:0]	0	RW	DAC value 2 (2LSB)		
5:0	Not used	0	RW	Not used		

EAF_DAC2_H (Address 0x86)

Figure 112:

EAF_DAC2_H Register

Addr: 0x86		EAF_DA	EAF_DAC2_H			
Bit	Bit Name	Default	efault Access Bit Description			
7:0	dac2_value[9:2]	0	RW	DAC value 1 (upper 8 bits) 10-bit value: 0x000: 0 V 0x3FF: 1.9 V		



EAF_DAC_CFG (Address 0x87)

Figure 113:

EAF_DAC_CFG Register

Addr: 0x85		EAF_DA	EAF_DAC_CFG			
Bit	Bit Name	Default	Access	Bit Descri	ption	
7:2	Not used	0	RW	Not used		
					e The EAF has a DAC that can be out on GPIOs.	
					e 0 uses statically dac1_value, the es switch dynamically between lues.	
1:0	dac_mode	0	RW	next alway	m switches from one value to the vs at the beginning of a sequence he ADC will sample the AFE	
				Setting	Meaning	
				0	1-1-1-1-1-1-1-1-1-	
				1	1-2-1-2-1-2-1-2-1-	
				2	1-1-2-2-1-1-2-	
				3	1-1-1-1-2-2-2-1-1-1-	

Possible Configurations of Every Amplifier Stage

Figure 114:
Non Inverting Amplifier with Offset and Input Voltage Divider (Temperature Sensor)






Figure 115:
Non Inverting Amplifier with Current Source and Offset (Temperature Sensor)




Figure 116:
Non Inverting Amplifier with Current Source and Reference Path (Temperature Sensor)




Figure 117:
Non Inverting Amplifier High Impedance, GND Referenced






Figure 118:
Non Inverting Amplifier with DC-Blocking, Referenced to V_ADCRef/2





Figure 119:
Non Inverting Amplifier with DC-Blocking and Fast Settling Time, Referenced to ADCRef /2




7.1.16 ECG Amplifier

The ECG (electro cardiogram) amplifier is a high impedance, low noise instrumentation amplifier with analog circuitry to band pass filter the signal. Gain is distributed between 3 gain stages. The gain in the first stage determines the tradeoff between achievable noise level and achievable input offset voltage. An optional 50/60 Hz notch filter can be enabled to attenuate unwanted noise from mains coupling.




Figure 120: ECG Amplifier Circuitry





ECG Lead OFF Detection

Figure 121: ECG Lead OFF Detection



The ECG lead OFF detection can be used for detection if the user actually touches the leads. It is a circuitry to measure the capacitor and/or resistance between the two lead inputs ECG_INP and ECG_INN.



7.1.17 ECG Registers

ECG_CFGA (Address 0x5b)

Figure 122:

ECG_CFGA Register

Addr: 0x5b		ECG_MODE				
Bit	Bit Name	Default	Access	Bit Description		
7	ecg_notch_sel60	0	RW	0: Fc=50 Hz 1: Fc=60 Hz		
6:4	ecg_hp_mode	0	RW	0: Differential A-B		
	ecg_gain_g2			Gain INA2		
		2	RW	Setting	Gain Factor	
3:2				0	1	
3.2				1	4	
				2	6	
				3	12	
				Gain INA1		
				Setting	Gain Factor	
1:0	ecg_gain_g1	2	RW	0	1	
1.0	ecg_gain_g1		RVV	1	2	
				2	3	
				3	4	

ECG_CFGA (Address 0x5c)

Figure 123:

ECG_CFGA Register

Addr: 0x5c		ECG_CFGA				
Bit	Bit Name	Default	Access	Bit Description		
7	ecg_en	0	RW	Enable ECG instrumentation amplifier		
6	ecg_clk_off	0	RW	0: All ECG clocks enable 1: All ECG clocks disable		
5	ecg_gain_byp	0	RW	0: Gain stage is used		



Addr: 0x5c		ECG_CFGA			
Bit	Bit Name	Default	Access	Bit Description	
				1: Gain stage is ECGREF	
4	ecg_lp_byp	0	RW	0: LP stage is used 1: LP stage is bypassed	
3	ecg_notch_byp	1	RW	0: Notch stage is used 1: Notch stage is bypassed	
2	ecg_diff_byp	0	RW	0: Diffamp stage is used 1: Diffamp stage is bypassed	
1:0	ecg_hp_byp	0	RW	00: HP filter is used 01: Not used 10: Not used 11: HP filter is bypassed	

ECG_CFGB (Address 0x5d)

Figure 124:

ECG_CFGB Register

Addr: 0x5d ECG_CFGB			GB				
Bit	Bit Name	Default	Access	Bit Descrip	Bit Description		
7	ecg_fast_startup	0	RW	ECG fast st	artup		
				ECG low pa	ass cut of frequenc	су	
6:5		0		Setting	Pulse Frequency	Cutoff Frequency	
	oog In frog		RW	0	31.25 kHz	40 Hz	
	ecg_lp_freq			1	62.5 kHz	80 Hz	
				2	125 kHz	160 Hz	
				3	250 kHz	320 Hz	
				ECG high pass filter cutoff frequency			
				Setting	Filter Frequency	Cutoff Frequency	
4:3	ecg_hp_freq	0	RW	0	122 Hz	0.33 Hz	
				1	488 Hz	1.32 Hz	
				2	1935 Hz	5.28 Hz	
				3	3906 Hz	10.56 Hz	



Addr: 0x5d		ECG_CF	ECG_CFGB					
Bit	Bit Name	Default	Access	Bit Description				
				Gain				
				Setting	Gain			
				0	1			
				1	2			
2:0	oca goin a	0	RW	2	4			
2.0	ecg_gain_g	U	RVV	3	8			
				4	16			
				5	32			
				6	64			
				7	128			

ECG_CFGC (Address 0x5e)

Figure 125:

ECG_CFGC Register

Addr: 0x5e		ECG_CFGC			
Bit	Bit Name	Default	Access	Bit Description	
7:2	Not used	0	RW	Do not use	
1	ecg_low_leakage_en	0	RW	Enable ECG leakage compensation	
0	ecg_ref_en	0	RW	ECG reference feedback amplifier enable	

ECG_CFGD (Address 0x5f)

Figure 126:

ECG_CFGD Register

Addr: 0x5f		ECG_CF	GD	
Bit	Bit Name	Default	Access	Bit Description
7:5	Not used	0	RW	Do not use



Addr: 0x5f		ECG_CF	GD			
Bit	Bit Name	Default	Access	Bit Description		
4	ecg_leadsdet_sync_adc	0	RW	ECG Leads Detection Automatic Update. If this is asserted, then ecg_leadsdet_pol is inverted automatically at the start of a sequenc (at count=2) if in this sequence the ADC will convert the ECGi channel.		
3	ecg_leadsdet_pol	0	RW	written to man ecg_leadsdet_	etection Polarity. Can be ually if _sync_adc is clear, automatically toggled.	
				ECG Leads D	etection Current	
				Setting	Current	
0.4	an landadat aum	0	DW	0	20 nA	
2:1	ecg_leadsdet_curr	0	RW	1	100 nA	
				2	500 nA	
				3	1 μΑ	
0	ecg_leadsdet_en	0	RW	ECG Leads D	etection Enable	

ECG_THRESHOLD_LOW (Address 0x6a)

Figure 127:

ECG_THRESHOLD_LOW Register

Addr: 0x6a		ECG_TH	ECG_THRESHOLD_LOW			
Bit	Bit Name		Access	Bit Description		
7:0	ecg_threshold_low	0	RW	If the ADC returns an ECG value below agc_threshold_low (not equal) at ecg_leadsdet_pol=0, then the lead_off interrupt can be triggered.		



ECG_THRESHOLD_HIGH (Address 0x6b)

Figure 128:

ECG_THRESHOLD_HIGH Register

Addr: 0x6b		ECG_TH	ECG_THRESHOLD_HIGH			
Bit	Bit Name	Default Access		Bit Description		
7:0	ecg_threshold_high	FF	RW	If the ADC returns an ECG value above agc_threshold_high (not equal) at ecg_leadsdet_pol=1, then the lead_off interrupt can be triggered		


7.1.18 ADC and FIFO

The ADC is a 14-bit successive-approximation register (SAR) type. It supports 14-bit with conversion time up to 50 ksps.

The ADC is started by the sequencer and its timing or in manual mode (man_mode=1) by setting seq_start=1 (seq_start stays '1' as long as the conversion runs). The AS7038GB can be configured to trigger an interrupt upon end of conversion.



Figure 129: ADC Internal Circuit and Multiplexer



For best accuracy, the ADC can be optionally calibrated.



Information

If GPIO2 or GPIO3 is used as ADC input, there is no anti-aliasing filter in front of the ADC (needs to be added externally).

7.1.19 ADC Threshold

At the output of the ADC converter a digital threshold can be enabled. If the output of the ADC exceeds the threshold adc_threshold, it triggers an interrupt. This mechanism can be used to identify if an object is in proximity of the sensor and then to interrupt the host. In cases where no object is detected, the host can be sleeping therefore reducing power consumption of the system.



7.1.20 ADC Registers

ADC_THRESHOLD (Address 0x68)

Figure 130:

ADC_THRESHOLD Register

Addr: 0x68		ADC_TH	ADC_THRESHOLD		
Bit	Bit Name	Default	Access	Bit Description	
7:0	adc_threshold	0xff	RW	If the ADC returns a value above adc_threshold (not equal), then the adc_threshold interrupt can be triggered. Note that when only the upper 8 bits are compared, the lower 6 bits are ignored. A value of 0xff can therefore never trigger the interrupt	

ADC_THRESHOLD_CFG (Address 0x69)

Figure 131:

ADC_THRESHOLD_CFG Register

Addr:	Addr: 0x69		ADC_THRESHOLD_CFG			
Bit	Bit Name	Default	Access	Bit Description		
7:2	Not used	0	RW	Not used		
1	adc_thresh_differential	0	RW	If adc_thresh_tia only is asserted and any of seq_adc[23]tia is non-zero, meaning that there are two or three ADC TIA measurements in one sequencer period, then the second is subtracted from the first, and the difference is being compared to the adc_threshold.		
0	adc_thresh_tiaonly	0	RW	Normally, the adc_threshold works regardless of the adc channel. If this bit is set, then the threshold is only checked if the adc channel is TIA		



ADC_CFGA (Address 0x88)

Figure 132:

ADC_CFGA Register

Addr: 0x88		ADC_CI	ADC_CFGA						
Bit	Bit Name	Default	Access	Bit Description	Bit Description				
7:4	Not used	0	RW	Not used					
		0	RW	Defines number of sa multimode (adc_multimode)	amples that are taken in timode =1)				
				Setting	Number of Samples per ADC Conversion Command				
				0	2				
0.4	o do moviliti m			1	4				
3:1	adc_multi_n			2	8				
				3	16				
				4	32				
				5	48				
				6	64				
				7	96				
0	adc_multimode	0	RW	1: If ADC is started n	ne sample is measured nultiple samples are stored in D. The number of samples is ulti_n".				



Information

If the ADC is triggered with the sequencer, the very first ADC conversion after seq_en=1 stores the number of samples according to above table. All subsequent samples use one sample less (e.g. 7 instead of 8).



ADC_CFGB (Address 0x89)

Figure 133:

ADC_CFGB Register

Addr:	Addr: 0x89		ADC_CFGB					
Bit	Bit Name	Default	Access	Bit Description				
7:6	Not Used	0	RW	Not used				
				ADC clock The ADC	divider: clock is freely	configurab	le	
				Setting	Periods	μs	kHz	
				0	2	1	1000	
				1	4	2	500	
5:3	adc_clock	0	RW	2	6	3	333	
				3	8	4	250	
				4	10	5	200	
				5	12	6	167	
				6	14	7	143	
				7	16	8	125	
2	adc_calibration	0	RW	To activate the optional self calibration, this bit must be asserted, and an ADC "conversion" has to be started in manual mode (man_mode=1) by asserting seq_start.			nversion" has	
1	ulp	0	RW	Ultra low power bit for the sequencer. If this bit is set and sd_subs>0, it disables the LED pulses and powers off the TIA in all sequences but the one where the TIA is sampled.			LED pulses	
0	adc_en	0	RW	1: Enable Warning: I calibration	O: Reset ADC 1: Enable ADC Warning: In reset state the ADC clears its calibration data. Re-calibration is necessary next time it is enabled again.			

ADC_CFGC (Address 0x8a)

Figure 134:

ADC_CFGC Register

Addr: (0x8a	ADC_CF	-GC	
Bit	Bit Name	Default	Access	Bit Description
7:5	Not Used	0	RW	Not used



Addr:	Addr: 0x8a		ADC_CFGC						
Bit	Bit Name	Default	Access	Bit Descr	Bit Description				
4	adc_selfpd	0	RW	this to cor to minimu reference	1: Power down the ADC when not converting; use this to conserve power, but set adc_settling_time to minimum 64us to permit settling of the ADC reference buffer. 0:Always enable ADC				
3	adc_discharge	0	RW	O: Suppress ADC capacitor discharging – use with caution 1: Discharge ADC capacitor before tracking If asserted, the capacitor is discharged before the tracking phase. If zero, the discharge phase is suppressed and the tracking phase is started one cycle earlier			acking ed before the phase is		
				demodula cycles the additional If the gain (gain_byp	tor. It define a sampling wally. stage in the =0), set this	e with synchron is the number or indow is kept on experient fronten to minimum 8 per to minimum 64	f ADC clock pen d is used us. If		
				Setting	Periods	μs (@500 kHz)	μs (@250 kHz)		
2:0	adc_settling_time	0	RW	0	0	0	0		
	3			1	4	8	16		
				2	8	16	32		
				3	16	32	64		
				4	32	64	128		
				5	64	128	256		
				6	128	256	512		
				7	256	512	1 ms		

ADC_CHANNEL_MASK_L (Address 0x8b)

Figure 135:

ADC_CHANNEL_MASK_L Register

Addr: 0x8b		ADC_C	MASK_L	
Bit	Bit Name	Default Access Bit Description		Bit Description
7	adc_channel_mask_pregain	0	RW	Pregain channel selection
6	adc_channel_mask_afe	0	RW	Electrical front end



Addr: 0x8b		ADC_CHANNEL_MASK_L			
Bit	Bit Name	Default	Access	Bit Description	
5	adc_channel_mask_temp	0	RW	Temperature measurement	
4	adc_channel_mask_sd2	0	RW	Synchronous modulator 2 output just before the gain stage	
3	adc_channel_mask_ofe2	0	RW	Synchronous modulator 2 output after the gain stage	
2	adc_channel_mask_sd1	0	RW	Synchronous modulator 1 output just before the gain stage	
1	adc_channel_mask_ofe1	0	RW	Synchronous modulator 1 output after the gain stage	
0	adc_channel_mask_tia	0	RW	Trans-Impedance amplifier output	

The adc channel is chosen automatically from the bits within the adc_channel_mask_* set. It starts from right and finishes left (LSB->MSB) and wraps back from the most significant asserted bit to the least significant of the asserted bits. After every ADC conversion it switches to the next enabled channel, (except around the adc2tia/adc3tia cases). See register description FIFOH and FIFOL for encoding of the first channel in the data stream.

This applies to both, manual mode and sequencer mode. In sequencer mode, it starts with the smallest channel when the sequencer is being started. In manual mode, the adc_sel is reset with every write to either ADC_CHANNEL_MASK_L or ADC_CHANNEL_MASK_H.

ADC_CHANNEL_MASK_H (Address 0x8c)

Figure 136: ADC_CHANNEL_MASK_H Register

Addr: 0x8c		ADC_CHANNEL_MASK_H			
Bit	Bit Bit Name		Access	Bit Description	
7:4	Not used	0	RW	Not used	
3	adc_channel_mask_gpio2	0	RW	GPIO2 input – set gpio2_a=1 and Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3	
2	adc_channel_mask_gpio3	0	RW	GPIO3 input – set gpio3_a=1 and Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3	
1	adc_channel_mask_ecgi	0	RW	ECG amplifier input – use for leads off detection	



Addr: 0x8c		ADC_CHANNEL_MASK_H			
Bit	Bit Name	Default	Access	Bit Description	
0	adc_channel_mask_ecgo	0	RW	ECG amplifier output – amplified ECG signal	

ADC_DATA_L (Address 0x8e)

Figure 137:

ADC_DATA_L Register

Addr: 0x8e		ADC_DATA_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	adc_data[7:0]	0	RO	Current ADC output: Low byte

The ADC_DATA register shows the current raw output of the ADC.

ADC_DATA_H (Address 0x8f)

Figure 138:

ADC_DATA_H Register

Addr: 0x8f		ADC_D/	ADC_DATA_H		
Bit	Bit Name	Default	Access	Bit Description	
7:6	Not used	0	RO	Not used	
5:0	adc_data[13:8]	0	RO	Current ADC output: high byte warning: there is no latch mechanism implemented to guarantee consistency if the ADC is possibly running when reading this register, then the data can be corrupted - use the FIFO to guarantee data consistency	



7.1.21 FIFO Register

FIFO_CFG (Address 0x78)

Figure 139:

FIFO_CFG Register

Addr: 0x78		FIFO_CFG			
Bit Name	Default	Access	Bit Description		
Not used	0	RW	Not used		
fifo_threshold	0	RW	FIFO threshold. The fifo_threshold interrupt is flagged if there are more than this many entries in the FIFO.		
	-		0: Interrupt with 1 (16-bit) entry in FIFO 127: Interrupt when FIFO is full but one		
	Bit Name Not used	Bit Name Default Not used 0	Bit Name Default Access Not used 0 RW		

FIFO_CNTRL (Address 0x79)

Figure 140:

FIFO_CNTRL Register

Addr:	Addr: 0x79		FIFO_CNTRL		
Bit	Bit Name	Default	Access	Bit Description	
7:1	Not used	0	RW	Not used	
0	fifo_clear	0	PUSH1	Write a 1 here to clear the FIFO. Can be useful when switching from one sequencer mode to another to make sure that there are no old FIFO entries left	



FIFOSTATUS (Address 0xa4)

Figure 141:

FIFOSTATUS Register

Addr: 0xa4		FIFOSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:1	Not used	0	RO	Not used
0	fifo overflow	0	RO	FIFO overflow indicator

FIFOLEVEL (Address 0xa6)

Figure 142:

FIFOLEVEL Register

Addr: 0xa6		FIFOLEVEL		
Bit	Bit Name	Default	Access	Bit Description
7:0	FifoLevel	0	RO	FIFO fill level (0128)

FIFOL (Address 0xfe)

Figure 143:

FIFOL Register

Addr: 0xfe		FIFOL		
Bit	Bit Name	Default	Access	Bit Description
7:0	fifol	0	PUSHPOP	Low byte of FIFO

FIFOL can be read out with single reads (2 consecutive I²C addresses have to be read to get one FIFO entry) or with block-read (up to 2 x fifo_depth values can be read in a single block-read)

Upon reading of FIFOH, it automatically advances the internal read pointer and decreases FIFO level. If reading beyond end of FIFO, data will return 00h. There is no underrun flag, this is not an error condition.

Use **ams** SDK functions to read from the FIFO register to keep the reading in synchronization with the ADC channel selection. If synchronization is no concern use [fifoh[7:0]: fifol[7:2]] as ADC result as the ADC data is multiplied by x4 before it is pushed in to the FIFO. FIFOl[0] is used as an ADC first channel indication. The first channel indication bit toggles upon every new entry unless the first ADC



channel is transmitted. Then toggling can be stopped for up to 5 FIFO entries and the very first stopping indicates the first ADC channel. To allow encoding of any number of ADC channels, the first ADC channel encoding is dropped from time to time.

FIFOH (Address 0xff)

Figure 144: FIFOH Register

Addr: 0xff		FIFOH	FIFOH		
Bit	Bit Name	Default	Access	Bit Description	
7:0	fifoh	0	PUSHPOP	High byte of FIFO	

See Interrupts for the actual FIFO interrupt.


7.1.22 Digital Interface

After setting the pin ENABLE=1 the AS7038GB registers can be accessed by the I²C interface. Before enabling any additional function (current source, TIA, ADC...) set the bit Ido_en=1 to set the internal LDO to normal mode.

For operating the ADC or the sequencer enable the oscillator by setting osc_en=1

GPIO Pins

Figure 145: GPIO Pin Diagram





Interrupts

An interrupt output pin INT can be used to interrupt the host. Following interrupt sources are possible:

irq_adc: End of ADC conversion

irq_sequencer: End of sequencer sequence reached.

irq_ltf: A light-to-frequency conversion is finished.

irq_adc_threshold: ADC threshold triggered - see ADC Threshold.

irq_fifothreshold: FIFO almost full (as defined in bit fifo_threshold)

irq_fifooverflow: FIFO overflow (error condition, data is lost)

irq_clipdetect: TIA output and/or SD output exceeded threshold- see details in CLIPSTATUS

irq_led_supply_low: led supply low comparator triggered – see details in LEDSTATUS

Depending on the setting in register INTENAB each of the above interrupt source can assert INT output pin (active low).

7.2 I^2C

The AS7038GB includes an I²C slave using an I²C address of 0x30 (7-bit format; R/W bit has to be added) respectively 60 h (8-bit format for writing) and 61 h (8-bit format for reading). It expects external pull-up resistors.

7.2.1 I²C Serial Interface

I²C Feature List

- Fast mode (400 kHz) and standard mode (100 kHz) support
- 7+1-bit addressing mode
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Current-Address-Read, Random-Read, Sequential-Read
- SDA input delay and SCL spike filtering by integrated RC-components



I²C Protocol

Figure 146:

I²C Symbol Definition


Symbol	Definition	RW	Note
S	Start condition after stop	R	1-bit
Sr	Repeated start	R	1-bit
DW	Device address for write	R	0110 0000b (60 h)
DR	Device address for read	R	0110 0001b (61 h)
WA	Word address	R	8-bit
A	Acknowledge	W	1-bit
N	No Acknowledge	R	1-bit
reg_data	Register data/write	R	8-bit
data (n)	Register data/read	W	8-bit
Р	Stop condition	R	1-bit
WA++	Increment word address internally	R	During acknowledge

I²C Symbol Definition: Shows the symbols used in the following mode descriptions.

I²C Write Access

Byte Write and Page Write formats are used to write data to the slave

Figure 147: I²C Byte Write



I2C Byte Write: Shows the format of an I2C byte write access

Figure 148: I²C Page Write






I2C Page Write: Shows the format of an I2C page write access

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

Figure 149: I²C Random Read



I2C Random Read: Shows the format of an I2C random read access

Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 150: I²C Sequential Read






I2C Sequential Read: Shows the format of an I2C sequential read access

Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 151: I²C Current Address Read



I²C Current Address Read: Shows the format of an I²C current address read access.

To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

CONTROL (Address 0x00)

Figure 152: CONTROL Register

Addr: 0x00		CONTROL		
Bit	Bit Name	Default	Access	Bit Description
7:5	Not used	0	RW	Not used
4	hs_en	0	RW	Enable I ² C high speed
3	Not used	0	RW	Not used
2	clk_def	0	RW	Set the internal system frequency Programming is only possible if oscillator is disabled 0:2 MHz. 1:1 MHz



Addr: 0x00		CONTROL			
Bit	Bit Name	Default	Access	Bit Description	
1	osc_en	0	RW	Enable the oscillator. The oscillator must be enabled for any analog block (ADC, sequencer, optical frontend, sequencer); not mandatory for current sinks or ECG amplifier	
0	ldo_en	0	RW	If the EN input is not asserted, the chip is in reset If asserted, I ² C transactions are possible. Upon assertion of Ido_en, the reference and the LDO are enabled The LDO must be enabled for anything but plain I ² C register read/write	

GPIO_A (Address 0x08)

Figure 153: GPIO_A Register

Addr:	Addr: 0x08		GPIO_A			
Bit	Bit Name	Default	Access	Bit Description		
7:4	Not used	0	RW	Not used		
				1=Put GPIO3 in analog mode; set this bit when used for an analog function e.g. the electrical frontend.		
3	gpio3_a	0	RW	If set execute following I ² C commands (otherwise an internal pulldown will be enabled) in this sequence:		
				Write 0x47 to register 0xC6		
				Write 0x0C to register 0xC2		
				Write 0x0C to register 0xC3		
2	gpio2_a	0	RW	1=Put GPIO2 in analog mode If set execute following I ² C commands (otherwise an internal pulldown will be enabled) in this sequence:		
	9r			Write 0x47 to register 0xC6		
				Write 0x0C to register 0xC2		
				Write 0x0C to register 0xC3		
1	gpio1_a	0	RW	1=Put GPIO1 in analog mode		
0	gpio0_a	0	RW	1=Put GPIO0 in analog mode		



GPIO_E (Address 0x09)

Figure 154: GPIO_E Register

Addr:	: 0x09	GPIO_E		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used
3	gpio3_e	0	RW	GPIO3 output enabled if set
2	gpio2_e	0	RW	GPIO2 output enabled if set
1	gpio1_e	0	RW	GPIO1 output enabled if set
0	gpio0_e	0	RW	GPIO0 output enabled if set

GPIO_O (Address 0x0a)

Figure 155: GPIO_O Register

Addr: 0x0a		GPIO_O		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used
3	gpio3_o	0	RW	If gpio3_e=1, gpio3_o defines the output state of GPIO3
2	gpio2_0	0	RW	If gpio2_e=1, gpio2_o defines the output state of GPIO2
1	gpio1_0	0	RW	If gpio1_e=1, gpio1_o defines the output state of GPIO1
0	gpio0_0	0	RW	If gpio0_e=1, gpio0_o defines the output state of GPIO0

GPIO_I (Address 0x0b)

Figure 156: GPIO_I Register

Addr:	0x0b	GPIO_I		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RO	Not used



Addr	: 0x0b	GPIO_I		
Bit	Bit Name	Default	Access	Bit Description
3	gpio3_i	0	RO	The digital value sensed on GPIO3
2	gpio2_i	0	RO	The digital value sensed on GPIO2
1	gpio1_i	0	RO	The digital value sensed on GPIO1
0	gpio0_i	0	RO	The digital value sensed on GPIO0

GPIO_P (Address 0x0c)

Figure 157: GPIO_P Register

Addr: 0x0c		GPIO_P		
Bit	Bit Name	Default	Access	Bit Description
7	gpio3_pd	0	RW	GPIO3 pull-down configuration 0: No pull-down on GPIO3 1: Pull-down to GND on GPIO3
6	gpio3_pu	0	RW	GPIO3 pull-up configuration 0: No pull-up on GPIO3 1: Pull-up to VDD on GPIO3
5	gpio2_pd	0	RW	GPIO2 pulldown configuration
4	gpio2_pu	0	RW	GPIO2 pull-up configuration
3	gpio1_pd	0	RW	GPIO1 pull-down configuration
2	gpio1_pu	0	RW	GPIO1 pull-up configuration
1	gpio0_pd	0	RW	GPIO0 pulldown configuration
0	gpio0_pu	0	RW	GPIO0 pull-up configuration

GPIO_SR (Address 0x0d)

Figure 158: GPIO_SR Register

Addr:	0x0d	GPIO_SR		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used



Addr:	Addr: 0x0d GPIC		D_SR		
Bit	Bit Name	Default	Access	Bit Description	
3	gpio3_sr	0	RW	GPIO3 slew rate configuration 0: Default slew rate 1: Increased slew rate	
2	gpio2_sr	0	RW	GPIO2 slew rate configuration	
1	gpio1_sr	0	RW	GPIO1 slew rate configuration	
0	gpio0_sr	0	RW	GPIO0 slew rate configuration	

GPIO_SYNC (Address 0x0f)

Figure 159:

GPIO_SYNC Register

Addr: 0x0f		GPIO_SYNC		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RW	Not used
2	gpio_edge	0	RW	Used edge on selected GPIO for synchronization. 0=posedge 1=negedge
1:0	gpio_select	0	RW	0: GPIO0 1: GPIO1 2: GPIO2 3: GPIO3

An external synchronization signal can be used to start the sequencer for an ADC cycle

The synchronization signal is available via a GPIO.

The used GPIO and Edge (positive, negative or both) can be programmed.



SUBID (Address 0x91)

Figure 160: SUBID Register

Addr:	0x91	SUBID		
Bit	Bit Name	Default	Access	Bit Description
7:3	subid	NA	RO	Defines product version. Do not rely on bits defined as 'X'. 1XXXXb
2:0	Revision	NA	RO	Reserved. Do no use and do not rely that the content stays the same for each device.

ID (Address 0x92)

Figure 161: ID Register

Addr:	Addr: 0x92 ID				
Bit	Bit Name	Default	Access	Bit Description	1
			Part number ide	entification	
7:2	id	15	RO	Value	Meaning
				010101	AS703x
1:0	Revision	NA	RO		o use and do not rely stays the same for

STATUS (Address 0xa0)

Figure 162: STATUS Register

Addr: 0xa0		STATUS	STATUS		
Bit	Bit Name	Default	Access	Bit Description	
7	irq_led_supply_low	0	R_PUSH1	Check LEDSTATUS	
6	irq_clipdetect	0	R_PUSH1	Check CLIPSTATUS	
5	irq_fifooverflow	0	R_PUSH1	FIFO overflow (error condition, new data is lost)	



Addr:	Addr: 0xa0		STATUS		
Bit	Bit Name	Default	Access	Bit Description	
4	irq_fifothreshold	0	R_PUSH1	FIFO is almost full (as defined in fifo_threshold, usually 3/4)	
3	irq_adc_threshold	0	R_PUSH1	The ADC value was above the programmed adc_threshold register setting	
2	irq_ltf	0	R_PUSH1	LTF measurement is done. check LTFSTATUS (or ignore it)	
1	irq_sequencer	0	R_PUSH1	All configured sequencer iterations have finished	
0	irq_adc	0	R_PUSH1	ADC has finished	

The STATUS register shows the current state of the interface. Some bits in here can trigger an interrupt.

An asserted bit can be cleared by writing a '1' to it - in case of irq_led_supply_low and irq_clipdetect, this also clears the underlying condition in the CLIPSTATUS and LEDSTATUS registers.

The FIFO threshold interrupt cannot be cleared directly, but only by lowering the FIFO level. The FIFO overflow interrupt is sticky and must be cleared explicitly.

STATUS2 (Address 0xa1)

Figure 163: STATUS2 Register

Addr: 0xa1		STATUS2			
Bit	Bit Name	Default	Access	Bit Description	
7:3	Not used	0	R_PUSH1	Not used	
2	irq_ltf_threshold_high	0	R_PUSH1	The LTF value was above the programmed ltf_threshold_high register setting	
1	irq_ltf_threshold_low	0	R_PUSH1	The LTF value was below the programmed ltf_threshold_low register setting	
0	irq_ecg_threshold	0	R_PUSH1	If programmed ecg_leadsdet_pol=0, the ecg ADC value was below the programmed ecg_threshold_low setting	



Addr: 0xa1		STATUS2		
Bit	Bit Name	Default	Access	Bit Description
				If programmed ecg_leadsdet_pol=1, the ecg ADC value was above the programmed ecg_threshold_high setting

The STATUS2 register shows the current state of the interface. Some bits in here can trigger an interrupt.

In normal mode, an asserted bit can be cleared by writing a '1' to it (in normal mode).

In clear-on-read mode, reading the STATUS2 register clears all bits.

CLIPSTATUS (Address 0xa2)

Figure 164: CLIPSTATUS Register

Addr: 0xa2		CLIPSTATUS			
Bit	Bit Name	Default	Access	Bit Description	
7:4	Not used	0	RO	Not used	
3	pd_clipdetect_l	0	RO	If this bit is asserted, photo diode amplifier has been below the lower threshold	
2	pd_clipdetect_h	0	RO	If this bit is asserted, photo diode amplifier has been above the upper threshold	
1	sd_clipdetect_l	0	RO	If this bit is asserted, photo diode amplifier has been below the lower threshold	
0	sd_clipdetect_h	0	RO	If this bit is asserted, photo diode amplifier has been above the upper threshold	



LTFSTATUS (Address 0xa5)

Figure 165:

LTFSTATUS Register

Addr: 0xa5		LTFSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:6	Not used	0	RO	Not used
5	ltf1_threshold_high	0	RO	The LTF1 value was above the programmed ltf_threshold_high register setting
4	ltf1_threshold_low	0	RO	The LTF1 value was below the programmed ltf_threshold_low register setting
3	ltf0_threshold_high	0	RO	The LTF0 value was above the programmed ltf_threshold_high register setting
2	ltf0_threshold_low	0	RO	The LTF0 value was below the programmed ltf_threshold_low register setting
1	ltf_sat	0	RO	Analog saturation occurred. Note that reading this bit is optional, as the ltfdata values are set to 0xffff in case of saturation.
0	ltf_done	0	RO	LTF measurement completed

INTENAB (Address 0xa8)

Figure 166:

INTENAB Register

Addr: 0xa8		INTENAB		
Bit	Bit Name	Default	Access	Bit Description
7	irq_led_supply_low_enab	0	RW	1: Enable led supply low interrupt
6	irq_clipdetect_enab	0	RW	1: Enable clipdetect interrupt
5	irq_fifooverflow_ena	0	RW	1: Enable fifooverflow interrupt
4	irq_fifothreshold_enab	0	RW	1: Enable fifothreshold interrupt
3	irq_adc_threshold_enab	0	RW	1: Enable irq_adc_threshold as an interrupt source
2	irq_ltf_enab	0	RW	1: Enable LTF as an interrupt source
1	irq_sequencer_enab	0	RW	1: Enable irq_sequencer as an interrupt source



Addr:	0xa8	INTENA	В	
Bit	Bit Name	Default	Access	Bit Description
0	irq_adc_enab	0	RW	1: Enable irq_adc as an interrupt source

Each of the STATUS register bits can cause an interrupt (register INTR) if the respective bit is asserted in the INTENAB register

INTENAB2 (Address 0xa9)

Figure 167:

INTENAB2 Register

Addr: 0xa9		INTENAB2		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RW	Not used
2	irq_ltf1_threshold_enab	0	RW	1: enableltf_treshold_high or ltf_treshold_low in ltf1 as interrupt source
1	irq_ltf0_threshold_enab	0	RW	1: enableltf_treshold_high or ltf_treshold_low in ltf0 as interrupt source
0	irq_ecg_threshold_enab	0	RW	1: enableecg_treshold_high or ecg_treshold_low as interrupt source

INTR (Address 0xaa)

Figure 168:

INTR Register

Addr	Addr: 0xaa			
Bit	Bit Name	Default	Access	Bit Description
7	irq_led_supply_low_intr	0	RO	
6	irq_clipdetect_intr	0	RO	
5	irq_fifooverflow_intr	0	RO	
4	irq_fifothreshold_intr	0	RO	
3	irq_adc_threshold_intr	0	RO	
2	irq_ltf_intr	0	RO	



Addr	: 0хаа	INTR		
Bit	Bit Name	Default	Access	Bit Description
1	irq_sequencer_intr	0	RO	
0	irq_adc_intr	0	RO	

The INTR registers shows the bit or bits that are responsible for an asserted interrupt. Effectively, these bits are OR-ed together to drive the interrupt pin INT low (open drain output).

INTR2 (Address 0xab)

Figure 169: INTR2 Register

Addr: 0xab		INTR2		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RO	Not used
2	irq_ltf_threshold_high_intr	0	RO	ltf_treshold_high in ltf0or/and ltf1
1	irq_ltf_threshold_low_intr	0	RO	ltf_treshold_low in ltf0or/and ltf1
0	irq_ecg_threshold_intr	0	RO	ecg_treshold_high or ecg_treshold_low



8 Application Information

8.1 Application Examples

The following figure shows the complete integration of the AS7038GB in a mobile optical measurement system for HRM, GSR (galvanic skin resistivity) and skin temperature using an NTC.


The device can be powered directly by a Li-ion battery as it has its own power management. Nevertheless the I²C interface can be powered by 1.8 V circuitry.



Information

AS7038GB can be used in the same configuration for e.g. a fitness band or a smart watch.


Figure 170:
AS7038GB Optical HRM Measurement System for Wrist Based Application





9 Package Drawings & Markings

Figure 171:
OLGA-22 Package Outline Drawing




- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) N is the total number of terminals.
- (4) This package contains no lead (Pb).
- (5) This drawing is subject to change without notice.



10 Tape & Reel Information

Figure 172: AS7038GB Tape Dimensions





11 Soldering & Storage Information

Figure 173: Solder Reflow Profile Graph




Figure 174: Solder Reflow Profile

Parameter	Reference	Device
Average temperature gradient in preheating		2.5 °C/s
Soak time	t _{soak}	2 to 3 minutes
Time above 217 °C (T1)	t ₁	Max 60 s
Time above 230 °C (T2)	t ₂	Max 50 s
Time above T _{peak} – 10 °C (T3)	t ₃	Max 10 s
Peak temperature in reflow	T _{peak}	260 °C
Temperature gradient in cooling		Max −5 °C/s



12 Revision Information

Changes from previous version to current revision v2-00	Page
Update photo diode dimensions inside figure 29	36

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.



13 Legal Information

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

RoHS Compliant & ams Green Statement

RoHS Compliant: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br/Cl): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) and do not contain Chlorine (Cl not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters

ams AG

Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0

Please visit our website at www.ams.com

Buy our products or get free samples online at www.ams.com/Products

Technical Support is available at www.ams.com/Technical-Support

Provide feedback about this document at www.ams.com/Document-Feedback

For sales offices, distributors and representatives go to www.ams.com/Contact

For further information and requests, e-mail us at ams_sales@ams.com