


# 硬件描述语言-VHDL


#### **Testbench**



#### **Testbench**







# 计数器设计



位宽为 8 位的计数器,此计数器可实现向上计数和向下计数(由 up\_dwn 信号 控制),可设置计数初值(ld 信号为高时,设置计数初值),并且带时钟使能信号 clk\_e n,

## Testbench要点



- □时钟信号的产生
- □激励信号的产生

利用语句和仿真软件命令产生

通过读取文件产生

□輸出信号的验证

观察输出信号波形

通过和文件中存储的真值比对

# 时钟的产生



```
-- Declare a clock period constant.
TIME := 10 \text{ ns};
-Clock 产生方法1:
Clock <= not Clock after ClockPeriod / 2;
-Clock 产生方法2:
GENERATE_CLOCK: process
begin
 wait for (ClockPeriod / 2) Clock <= ' 1';
 wait for (ClockPeriod / 2) Clock <= '0';
end process;
```

#### 激励信号的产生



#### 利用VHDL的语句产生:

```
process begin

Ld <= '0';

UpDwn <= '0';

wait for 100 ns;

wait for 20 ns;

Ld <= '1';

din <= 20;

wait for 20 ns;

UpDwn <= '1';

end process;
```

#### 利用仿真软件的命令产生:

force Id 0 force updwn 0 run 120 Force Id 1 Force din 16#14 Run 20 Force UpDwn 1

# 激励信号的产生-通过文件读取



time clk ld up dwn clk en din

10 0001 0

20 1101 50

30 0001 0

40 1001 0

50 0001 0

60 1001 0

70 0001 0

80 1001 0

90 0001 0

100 1101 10

110 0001 0

120 1001 0

130 0001 0

140 1001 0

150 0001 0

160 1001 0


# 文本文件读取




Read From Text File



Disk File



Disk File Write To Text File



## 文本文件读取主要步骤



■ 定义待读取的数据类型DataObj

VARIABLE tmpclk, tmpld

- 定义Line对象 variable LineObj: line;
- 定义文件对象

```
file FileObject: text is in "FileName"; file FileObject: text is out "FileName";
```

- ■读取一行数据到Line对象中
  - readLine(FileObj, LineObj);
- 读取Line对象中的数据到相应的数据类型中 read(LineObj, DataObj);

#### 文本文件写入主要步骤




■ 定义待读取的数据类型DataObj

VARIABLE tmpclk, tmpld

- 定义Line对象 variable LineObj: line;
- 定义文件对象 file FileObject: text is in "FileName"; file FileObject: text is out "FileName";
- 写数据到Line对象中 Write(LineObj, DataObj);
- 写Line对象中的数据到相应的文件中

WriteLine(FileObj, LineObj);

# Read/Write Text File (Example)



```
library ieee;
                                上海交通。
use ieee.std_logic_11
use std.textio.all;
                                 Shanghai Jiao Tong University
entity text_file_read is
end text file read;
architecture text_file_read_a of text_file_read is
begin
   process
      variable bv: bit_vector(3 downto 0);
      variable In in: line;
      variable In_out: line;
      file file_in: text is in "text1.dat";
      file file out: text is out "text2.dat";
   begin
      loop
          exit when endfile(file in);
          readline(file_in, ln_in);
          read(ln_in, bv);
          write(In_out, bv);
          writeline(file out, In out);
      end loop;
      wait;
   end process;
end text_file_read_a;
```

# 激励信号的产生-通过文件读取



time clk ld up dwn clk en din

10 0001 0

20 1101 50

30 0001 0

40 1001 0

50 0001 0

60 1001 0

70 0001 0

80 1001 0

90 0001 0

100 1101 10

110 0001 0

120 1001 0

130 0001 0

140 1001 0

150 0001 0

160 1001 0



```
LIBRARY ieee:
                                             uut: count PORT MAP(clk => clk,
USE ieee.std logic 1164.ALL;
                                             Id => Id, up dwn => up_dwn,clk_en => c
USE std.textio.ALL;
                                                  Ik en,din => din,qout => qout);
USE ieee.std logic textio.all;
                                             test: PROCESS
USE WORK.count types.all;
                                             VARIABLE tmpclk, tmpld, tmpup_dwn, tm
                                                  pclk en :std logic;
ENTITY testbench IS END;
                                             VARIABLE tmpdin: integer;
                                             FILE vector file: text IS IN "counter.txt";
ARCHITECTURE full OF testbench IS
COMPONENT count
                                             VARIABLE I : line;
PORT (clk : IN std logic;
                                             VARIABLE vector time: time;
        ld: IN std logic;
                                             VARIABLE r : integer;
        up dwn: IN std logic;
                                             VARIABLE good number, good val : bool
        clk en: IN std logic;
                                                  ean;
        din: IN bit8;
                                             VARIABLE space : character;
       qout: INOUT bit8);
                                             BFGIN
END COMPONENT;
SIGNAL clk, ld, up dwn, clk en : std logic;
                                             WHILE NOT endfile(vector file) LOOP
SIGNAL qout, din: std logic vector(7 downt
                                             readline(vector file, l);
   o 0);
```

13



```
read(l, r);
                                               read(l, space); --- skip a space
vector_time := r * 1 ns;
                                               read(l, tmpdin, good val);
IF (now < vector time) THEN
                                               assert good val REPORT "bad din value"
WAIT FOR vector time - now;
                                               clk <= tmpclk;
END IF;
                                               ld <= tmpld;</pre>
read(l, space); --- skip a space
                                               up dwn <= tmpup dwn;
-- read clk value
                                               clk en <= tmpclk en;
read(l, tmpclk, good val);
                                               din <= conv std logic vector(tmpdin,din'
assert good_val REPORT "bad clk value";
                                                    length);
-- read ld value
                                                END LOOP;
read(l, tmpld, good val);
                                               ASSERT false REPORT "Test complete";
assert good_val REPORT "bad ld value";
                                               WAIT:
-- read up dwn value
                                               END PROCESS:
read(l, tmpup dwn, good val);
                                               END full;
assert good val REPORT "bad up dwn value";
-- read clk en value
read(l, tmpclk en, good val);
assert good val REPORT "bad clk en value";
```

# 加入输出信号验证的测试文件



-- time clk ld up\_dwn clk\_en din dout

0 0001 0 0

10 1001 0 255

20 0101 10 255

30 1001 0 10

40 0001 0 10

50 1001 0 8

60 0001 0 8

70 1001 0 7

80 0001 0 7

90 1001 0 6

100 0101 100 100

110 1001 0 100

120 0001 0 100

130 1001 0 98

140 0001 0 98

150 1001 0 97

160 0001 0 97

```
uut: count PORT MAP(clk => clk,
LIBRARY ieee;
                                             Id => Id, up_dwn => up_dwn,clk_en => c
USE ieee.std logic 1164.ALL;
                                                  lk en,din => din,qout => qout);
USE std.textio.ALL;
                                             test: PROCESS
USE ieee.std logic textio.all;
                                             VARIABLE tmpclk, tmpld, tmpup dwn, tm
USE WORK.count types.all;
                                                  pclk en :std logic;
                                             VARIABLE tmpqout ,tmpdin :integer;
ENTITY testbench IS END;
                                             VARIABLE tmpqout s: std logic vector(7
                                                  down to 0);
ARCHITECTURE full OF testbench IS
                                             FILE vector file: text IS IN "counter.txt";
COMPONENT count
PORT (clk: IN std logic;
                                             VARIABLE I : line;
        ld : IN std_logic;
                                             VARIABLE vector time : time;
        up dwn: IN std_logic;
                                             VARIABLE r : integer;
        clk en: IN std logic;
                                             VARIABLE good_number, good_val : bool
        din: IN bit8;
                                                  ean;
        qout: INOUT bit8);
                                             VARIABLE space : character;
END COMPONENT;
SIGNAL clk, ld, up dwn, clk en : std logic;
                                             BFGIN
SIGNAL qout, din : std logic vector(7 downt
                                             WHILE NOT endfile(vector file) LOOP
   0 (0);
                                             readline(vector file, I);
BEGIN
```

Shanghai Jiao Tong University



```
assert good_val REPORT "bad din valu
read(l, r);
vector time := r * 1 ns;
                                               read(l, space); --- skip a space
IF (now < vector time) THEN
                                               ---- the difference in the file is below
WAIT FOR vector time - now;
                                               read(l, tmpqout, good val);
END IF;
                                               assert good val REPORT "bad qout valu
read(l, space); --- skip a space
-- read clk value
                                               Tmpqout c = conv_std_logic_vector(tmp
read(l, tmpclk, good val);
                                                    qout,qout' length);
assert good val REPORT "bad clk value";
                                               assert tmpqout_c = qout REPORT "vect
    or mismatch" ;
-- read ld value
read(l, tmpld, good val);
                                               clk <= tmpclk;
assert good val REPORT "bad ld value";
                                               ld <= tmpld;</pre>
-- read up dwn value
                                               up dwn <= tmpup dwn;
read(l, tmpup dwn, good val);
                                               clk en <= tmpclk en;
assert good_val REPORT "bad up_dwn value"
                                               'din <= conv std logic vector(tmpdin,din'
-- read clk en value
                                                    length);
read(l, tmpclk en, good val);
                                               END LOOP;
assert good_val REPORT "bad clk_en value"; ASSERT false REPORT "Test complete";
read(l, space); --- skip a space
                                               WAIT;
read(l, tmpdin, good_val);
                                               END PROCESS;
                                               END full;
```

### Testbench-仿真软件命令产生



-- setup the clock force -repeat 20 clk 0 0, 1 10 -- log the results to a file list \* -- setup initial signal conditions force Id 0 force up dwn 0 force clk en 1 force din 16#00 -- run the simulation run 100 --- set next signal conditions force ld 1 force up dwn 0 force clk en 1 force din 16#AA --- run the simulation run 200 --- set next signal conditions

force ld 1
force up\_dwn 0
force clk\_en 1
force din 16#55
--- run the simulation
run 200
write list data.out
quit -f