

# A compact and low loss Y-junction for submicron silicon waveguide

Yi Zhang,<sup>1,\*</sup> Shuyu Yang,<sup>1</sup> Andy Eu-Jin Lim,<sup>2</sup> Guo-Qiang Lo,<sup>2</sup> Christophe Galland,<sup>1</sup>  
Tom Baehr-Jones,<sup>1</sup> and Michael Hochberg<sup>1,2,3</sup>

<sup>1</sup>Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA

<sup>2</sup>Institute of Microelectronics, Agency for Science, Technology and Research (A\*STAR), Singapore

<sup>3</sup>Department of Electrical and Computer Engineering, University of Singapore, Singapore

\*yizhang@udel.edu

**Abstract:** We designed a compact, low-loss and wavelength insensitive Y-junction for submicron silicon waveguide using finite difference time-domain (FDTD) simulation and particle swarm optimization (PSO), and fabricated the device in a 248 nm complementary metal-oxide-semiconductor (CMOS) compatible process. Measured average insertion loss is  $0.28 \pm 0.02$  dB, uniform across an 8-inch wafer. The device footprint is less than  $1.2 \mu\text{m} \times 2 \mu\text{m}$ , an order of magnitude smaller than typical multimode interferometers (MMIs) and directional couplers.

©2013 Optical Society of America

**OCIS codes:** (130.3120) Integrated optics devices; (230.7370) Waveguides; (230.1360) Beam splitters.

---

## References and Links

1. R. E. Camacho-Aguilera, Y. Cai, N. Patel, J. T. Bessette, M. Romagnoli, L. C. Kimerling, and J. Michel, "An electrically pumped germanium laser," *Opt. Express* **20**(10), 11316–11320 (2012).
2. G. T. Reed, G. Mashanovich, F. Y. Gardes, and D. J. Thomson, "Silicon optical modulators," *Nat. Photonics* **4**(8), 518–526 (2010).
3. J. Michel, J. Liu, and L. C. Kimerling, "High-performance Ge-on-Si photodetectors," *Nat. Photonics* **4**(8), 527–534 (2010).
4. M. Hochberg and T. Baehr-Jones, "Towards fabless silicon photonics," *Nat. Photonics* **4**(8), 492–494 (2010).
5. <http://www.opsisfoundry.org>, <http://www.epixfab.eu>.
6. T. Baehr-Jones, T. Pinguet, P. Lo Guo-Qiang, S. Danziger, D. Prather, and M. Hochberg, "Myths and rumours in silicon photonics," *Nature* **6**, 207–208 (2012).
7. T. Baehr-Jones, R. Ding, Y. Liu, A. Ayazi, T. Pinguet, N. C. Harris, M. Streshinsky, P. Lee, Y. Zhang, A. E. Lim, T. Y. Liow, S. H. Teo, G. Q. Lo, and M. Hochberg, "Ultralow drive voltage silicon traveling-wave modulator," *Opt. Express* **20**(11), 12014–12020 (2012).
8. A. Sakai, T. Fukazawa, and T. Baba, "Low loss ultra-small branches in a silicon photonic wire waveguide," *IEICE Trans. Electron.* **E85-C**, 1033–1038 (2002).
9. D. Van Thourhout, W. Bogaerts, P. Dumon, G. Roelkens, J. Van Campenhout, and R. Baets, "Functional silicon wire waveguides," *Proc. Integrated Photonics Research and Applications* (2006).
10. Z. Wang, Z. Fan, J. Xia, S. Chen, and J. Yu, "1 x 8 cascaded multimode interference splitter in silicon-on-insulator," *Jpn. J. Appl. Phys.* **43**(8A), 5085–5087 (2004).
11. S. H. Tao, Q. Fang, J. F. Song, M. B. Yu, G. Q. Lo, and D. L. Kwong, "Cascade wide-angle Y-junction 1 x 16 optical power splitter based on silicon wire waveguides on silicon-on-insulator," *Opt. Express* **16**(26), 21456–21461 (2008).
12. L. H. Frandsen, P. I. Borel, Y. X. Zhuang, A. Harpøth, M. Thorhauge, M. Kristensen, W. Bogaerts, P. Dumon, R. Baets, V. Wiaux, J. Wouters, and S. Beckx, "Ultralow-loss 3-dB photonic crystal waveguide splitter," *Opt. Lett.* **29**(14), 1623–1625 (2004).
13. H. Yamada, T. Chu, S. Ishida, and Y. Arakawa, "Optical directional coupler based on Si-wire waveguides," *IEEE Photon. Technol. Lett.* **17**(3), 585–587 (2005).
14. H. C. Nguyen, S. Hashimoto, M. Shinkawa, and T. Baba, "Compact and fast photonic crystal silicon optical modulators," *Opt. Express* **20**(20), 22465–22474 (2012).
15. P. Sanchis, P. Villalba, F. Cuesta, A. Håkansson, A. Griol, J. V. Galán, A. Brimont, and J. Martí, "Highly efficient crossing structure for silicon-on-insulator waveguides," *Opt. Lett.* **34**(18), 2760–2762 (2009).
16. J. Kennedy and R. Eberhart, "Particle swarm optimization," *Proc. IEEE Intern. Conf. Neural Networks* (1995).
17. J. Robinson and Y. Rahmat-Samii, "Particle swarm optimization in electromagnetics," *IEEE Trans. Antenn. Propag.* **52**(2), 397–407 (2004).

18. <http://www.lumerical.com/tcad-products/fdtd/>.
  19. A. Mekis, S. Gloeckner, G. Masini, A. Narasimha, T. Pinguet, S. Sahni, and P. De Dobbelaere, "A grating-coupler-enabled CMOS photonics platform," *IEEE J. Sel. Top. Quantum Electron.* **17**(3), 597–608 (2011).
  20. S. K. Selvaraja, P. Jaenen, W. Bogaerts, D. Van Thourhout, P. Dumon, and R. Baets, "Fabrication of photonic wire and crystal circuits in silicon-on-insulator using 193 nm optical lithography," *J. Lightwave Technol.* **27**(18), 4076–4083 (2009).
  21. W. A. Zortman, D. C. Trotter, and M. R. Watts, "Silicon photonics manufacturing," *Opt. Express* **18**(23), 23598–23607 (2010).
  22. A. Krishnamoorthy, X. Zheng, G. Li, J. Yao, T. Pinguet, A. Mekis, H. Thacker, I. Shubin, Y. Luo, K. Raj, and J. E. Cunningham, "Exploiting CMOS manufacturing to reduce tuning requirements for resonant optical devices," *IEEE Photonics J.* **3**(3), 567–579 (2011).
- 

## 1. Introduction

The last decade has witnessed a series of breakthroughs in silicon photonics. Key components such as an electrically pumped laser [1], high-speed modulators [2] and photodetectors [3] have been successfully demonstrated. Foundry services are also becoming available to the community, making it easier to explore system-level functionalities [4,5]. The intrinsic advantage of silicon as a photonic material system is its high refractive index contrast with silicon dioxide, allowing submicron waveguides and tight bends. Moreover, state-of-the-art CMOS fabrication infrastructure developed by the electronics industry can be leveraged [6]. However, these two advantages do not always go in parallel. For example, a Y-junction is theoretically lossless, while this is generally not the case due to finite resolution of micro fabrication. Sharp corners favored by photonics designs usually violate the minimum feature size rule of a CMOS process, which can be easily detected by design rule checking (DRC) routines. The possible detrimental effects of this violation in fabrication includes peeling off of photoresists, shallower etch in the narrow gap, and voids in subsequent oxide cladding deposition. All of the above degrade device performance and lower the yield.

A Y-junction formed by circular bends with a butt waveguide in between to avoid the sharp corners is observed to have over 1 dB insertion loss in our experiment. Mach-Zehnder modulators consisting two such Y-branches readily have more than 2 dB insertion loss in the budget [7], regardless of other losses from free carrier absorption and on-and-off chip light coupling, making them less competitive than state of the art III-V electro-optic modulators, which usually have around 5 dB fiber to fiber insertion loss. Obviously, complex and large scale integrated optical circuits cannot be built on such lossy components. Moreover, the abrupt waveguide discontinuity causes light scattering and back-reflection. Implicit resonant cavities formed by these scattering sites degrade the system spectral response.

As one the most basic building blocks, a low loss and compact Y-junction is critical to silicon photonic circuits. Recently a number of authors have demonstrated attractive device performance for Y-junctions [8], MMI couplers [9], cascaded splitters [10,11], photonic crystal 3 dB couplers [12] and directional couplers [13]. However, a Y-junction with low excess loss, low wavelength sensitivity, small footprint, and dimensions clearly within the typical design rules of a modern CMOS photonics process has remained elusive.

In this paper, we report the design and fabrication of a Y-junction for submicron silicon waveguides with a taper size less than  $1.2\ \mu\text{m} \times 2\ \mu\text{m}$ , and cross-wafer average insertion loss of  $0.28 \pm 0.02$  dB, comparable to or better than the results demonstrated by electron beam lithography (EBL) and for MMIs with much larger footprint. Coupling ratio is wavelength insensitive over 80 nm bandwidth from 1500 nm to 1580 nm. The device has a minimum feature size of 200 nm, and was successfully fabricated using 248 nm lithography.

## 2. Design and fabrication

### 2.1 Design and optimization

Our goal was to design a compact, low loss and wavelength insensitive Y-junction for submicron silicon waveguide, compatible with typical CMOS photonic processes, where 193

nm or 248 nm steppers are commonly used. A minimum feature size of 200 nm was assumed during the design, which would not break the designs rules, thus ensuring optimal yield. Silicon waveguide geometry is 500 nm wide x 220 nm high and the taper width is 0.5  $\mu\text{m}$  at the input and 1.2  $\mu\text{m}$  at the output, as shown in Fig. 1(a). The length of the taper connecting input and output waveguides was set to 2  $\mu\text{m}$  to keep the device compact. The size of Ge-on-Si photodetectors and absorption modulators are usually on the order of 10  $\mu\text{m}$ , and p-n junction modulator with phase shifter length of 50  $\mu\text{m}$  has been demonstrated [14]. A simple passive component like a Y-junction should be compact enough to be part of a more complicated active device or an integrated optical circuit. The Y-junction is symmetric in the propagation direction to ensure balanced output at the two branches.




Fig. 1. (a) Schematic of device layout. The taper geometry is defined by spline interpolation of  $w_1$  to  $w_{13}$ . (b) Contour plot of simulated E-field distribution at 1550 nm wavelength.

The electromagnetic response of dielectric structures of size on the order of the wavelength of interest can be simulated by Finite Difference Time Domain (FDTD) method. FDTD can be coupled with optimization algorithms for design optimization. Sanchis *et al.* demonstrated a waveguide crossing with 0.2 dB insertion loss and -40 dB cross-talk designed by FDTD and Genetic Algorithm (GA) [15]. We utilized a different optimization algorithm, Particle Swarm Optimization (PSO), in this design. PSO was originally inspired by the social behavior of flocks of birds or schools of fishes [16], and has been successfully applied to electromagnetic optimization problems [17]. In PSO, the potential solutions, called particles or agents, are initialized at random positions with random velocities in the parameter space. A figure of merit function is defined to evaluate the particle position according to the optimization goal. The best position for each individual particle is recorded, as well as a global best position ever achieved by any particle in the swarm. The position of a particle is updated by the following equation,

$$x_n = x_n + \Delta t * v_n \quad (1)$$

$$v_n = \omega * v_n + c_1 * rand() * (p_{best,n} - x_n) + c_2 * rand() * (g_{best,n} - x_n) \quad (2)$$


where  $v_n$  and  $x_n$  are particle's velocity and position in the  $n^{\text{th}}$  dimension of the parameter space, and  $p_{best,n}$  and  $g_{best,n}$  are individual and global best positions, respectively. Apparent from Eq. (2), the new velocity is the old velocity scaled by  $\omega$  and increased in the direction of  $p_{best,n}$  and  $g_{best,n}$ .  $\omega$ , known as the inertial weight, is a measurement of how much a particle would like to stay at the old velocity.  $c_1$  determines how much a particle is influenced

by the memory of its best position, thus sometimes called cognitive rate. And  $c_2$  is a factor demining how much the particle is affected by the global best position of the whole swarm, hence called social rate. The two random numbers  $rand()$ , uniformly distributed between 0 and 1, are used to simulate the unpredictable behavior of natural swarm. It can be seen that the particle velocity is large when it is far from  $p_{best,n}$  and  $g_{best,n}$ , becomes smaller as it is closer to the best position and gets pulled back after flying over. The optimization is stopped when the figure of merit is good enough or a large number of iterations is reached.

In this design, the taper was first digitalized into 13 segments of equal length. The width of each segment, labeled as w1 to w13 in Fig. 1(a), was optimized to achieve low loss coupling. Taper geometry is defined by spline interpolation of these 13 points. The optimization figure of merit (FOM) was the power in the TE<sub>0</sub> mode at either branch. It was calculated by the overlap integral of the TE<sub>0</sub> mode of a 500 nm x 220 nm waveguide with the detected field at the output branch at wavelength 1550 nm. Note that it is not proper to set the total detected power to be FOM, since higher order modes will leak out of the waveguide along the way. Maximizing the power effectively reduces the scattering and back-reflection. The swarm population was set to 30. 2D FDTD was used as an approximation of 3D FDTD for computing efficiency during optimization. A commercially available code was used [18]. Within 50 iterations, one solution with sub-0.2 dB insertion loss emerged, as shown in Table 1. Then 3D FDTD was run on this solution to double check the result with a mesh equal to 1/34 of the free space wavelength. The insertion loss was determined to be 0.13 dB. Scattering is negligible, as shown in the contour plot of electric field in Fig. 1(b). There is an interference pattern at the input end, indicating existence of very weak back-reflection. The normalized transmission and reflection power as a function of wavelength is plotted in Fig. 2. It can be seen that both the transmission and reflection are virtually wavelength insensitive, with variation below 1% and 0.5% over the wavelength range from 1500 nm to 1580 nm.

**Table 1. Taper width in  $\mu\text{m}$**

w1	w2	w3	w4	w5	w6	w7	w8	w9	w10	w11	w12	w13
0.5	0.5	0.6	0.7	0.9	1.26	1.4	1.4	1.4	1.4	1.31	1.2	1.2



**Fig. 2. Simulated (a) power transmission and (b) reflection as a function of wavelength, with zoomed-in view in the insets.**

## 2.2 Device fabrication

Starting substrate was an 8-inch SOI wafer, with 220 nm, 10 ohm-cm p-type top silicon film, 2  $\mu\text{m}$  buried oxide on top of a silicon handle. Photo mask was fabricated in a commercial mask shop with grid resolution much finer than the device minimum feature size. Waveguides were patterned using 248 nm UV lithography followed by dry etching. Then 2.3  $\mu\text{m}$  of oxide was deposited as top cladding. Light coupling on and off the chip was achieved by grating couplers (GC). Two kinds of characterization structures were laid out, as shown in Fig. 3. A

cascade of Mach-Zehnder structures formed by butt coupled Y-junctions were used to measure the insertion loss, similar to those used in [19]. The other structure has the three terminals of the Y-junction connected to three grating couplers to measure the two outputs directly. In both cases, the bend radius of the connecting waveguides is  $5\text{ }\mu\text{m}$ , large enough to introduce negligible bending loss. The grating coupler pitch is  $127\text{ }\mu\text{m}$ , determined by the pitch of our fiber array. Simple GC loops, i.e. two GCs connected by a U-turn waveguide, were used as a reference structure. Tiles used around the devices to achieve a certain filling ratio are not shown.

### 3. Results and discussion

#### 3.1 Testing configuration

Devices were measured on a wafer scale setup that can map the wafer coordinate to the stage coordinate, so that any device can be easily probed after initial alignment. Light from a tunable laser was coupled into the device under test (DUT) via a polarization maintaining (PM) fiber and grating coupler, then to a photodetector through another grating coupler and PM fiber. Chuck temperature was set to  $35\text{ }^{\circ}\text{C}$ , slightly higher than room temperature, where it is most stable. The device performance reported in this paper is not expected to vary strongly as a function of temperature. Reticle size on the wafer is  $2.5\text{ cm} \times 3.2\text{ cm}$ . Excluding incomplete dies on the edge, Y-junctions in 26 dies were tested to characterize the cross-wafer performance.




Fig. 3. Typical measured spectra and corresponding test structure. The inset in (b) gives coupling ratio as a function of wavelength. Parabolic line shape and ripples are determined by grating coupler spectral response and imperfect linear polarization, respectively, as discussed in the main text. Offset in y-axis is from Y-junction insertion loss.

Typical measured spectra and corresponding test structure are shown in Fig. 3. The parabolic-like shape is determined by the grating coupler spectral response. The grating coupler design used here works for TE mode only, which has over 20 dB selectivity over TM mode at the fiber array angle we used for testing. If non-perfectly linear polarization light is fed into the grating coupler from a fiber, both  $s$  and  $p$  polarization, which are not in phase, partially overlap with the TE mode of grating coupler and couple into the waveguide. They interfere and create ripples on the spectrum. The ripple magnitude scales with the amount of fiber polarization mixture. With a simple fiber birefringence based polarization controller, we typically manage to control the fringes within 0.5 dB peak to peak. It is possible to reduce the fringe even further with more dedicated polarization adjustment.

#### 3.2 Device performance

It is difficult to measure sub-0.5 dB insertion loss from a single device. Therefore, test structures with different numbers of Y-junctions in the loop were used to extract the insertion loss. For each transmission spectrum, a 30 nm wavelength span near the peak was fitted by a

parabolic curve, and the maximum of the parabolic fit was used as the peak power in insertion loss calculation to minimize the effect of ripples. The measured peak power as a function of number of Y-junctions is plotted in Fig. 4(a). Blue dots are test data, and red line is a linear fit. The slope of the line gives the insertion loss in dB per Y-junction,  $0.27 \pm 0.01$  dB in the case of the DUT. Loop baseline losses – about 11 dB, mainly due to grating coupler insertion loss – are the same for all structures, thus won't affect the slope of the fitting line.

Photonic devices performances are sensitive to geometry variations, which can be from either the SOI wafer itself, exhibiting typically  $\pm 20$  nm thickness variation for an 8 inch SOI wafer with 220 nm top silicon, or the fabrication process flow. Resonant wavelengths variation on the order of 10 nm is observed in devices fabricated by CMOS high-volume tools [20–22]. As a basic building block, high cross-wafer uniformity is as important as other metrics such as compact footprint and low insertion loss. For this Y-junction design, a major contribution to performance non-uniformity is the silicon film thickness variation. Our 3D-FDTD simulation indicates excess loss is 0.2 dB at thickness of 200 nm and increases to 0.3 dB at 240 nm. A contour plot of insertion loss is shown in Fig. 4(b). From the histogram in Fig. 4(c), we can see that the insertion loss is bounded between 0.23 and 0.32 dB, with a cross-wafer average of 0.28 dB and a standard deviation of 0.02 dB. Low cross-wafer variation confirms that our device is not fabrication sensitive, and fully addresses the DRC violation issue of conventional Y-junctions. Thus it can be a reliable component of an integrated photonic system.




Fig. 4. (a) Blue dots are measured peak optical power. Red line is linear fit; (b) Contour plot of measured Y-junction insertion loss across the wafer; and (c) Histogram of 26-reticle test data of measured insertion loss, showing mean value of 0.28 dB and standard deviation of 0.02 dB.

It is shown in [11] that etch residues or air voids in the gap defined by sharp corners in the layout will lead to non-uniform output at two branches of the Y-junction. In Fig. 3(b), the spectra of two branches overlap over the whole testing wavelength range, indicating balanced output power and wavelength insensitive coupling ratio. From the simulation, we note that the coupling efficiency does roll off at shorter wavelength, as the mode confinement gets tighter. For example, calculated excess loss is about 0.6 dB at wavelength 1310 nm. So for data

communication wavelength of 1310 nm, the Y-junction geometry has to be redesigned or scaled properly.

### *3.3 Design methodology*

Our result also confirms PSO as an efficient optimization algorithm for silicon photonic device design and optimization. We utilized moderate swarm population and iteration cycle. The taper length could also be included in the optimization parameter space, instead of the constant length of 2  $\mu\text{m}$  used in our design. It is possible that even better device geometry will emerge with more dedicated optimization. This design method can be readily used to address other challenges such as non-uniform grating couplers and distributed Bragg gratings (DBRs).

## **4. Conclusion**

We designed a low loss and compact Y-junction for submicron silicon waveguides. The device is successfully fabricated by 248 nm CMOS. The device footprint is less than 1.2  $\mu\text{m}$  x 2  $\mu\text{m}$ , an order of magnitude smaller than MMIs and directional couplers. Measured insertion loss is  $0.28 \pm 0.02$  dB, uniform across an 8-inch wafer. Output power and splitting ratio are uniform and wavelength insensitive.

## **Acknowledgments**

The authors would like to thank Gernot Pomrenke, of the Air Force Office of Scientific Research, for his support under the OPSIS and PECASE programs, as well as an AFOSR STTR grant, and would like to thank Mario Panniccia and Justin Rattner, of Intel, for their support of the Institute for Photonic Integration. The authors would also like to thank Mentor Graphics and Lumerical for their support of the OPSIS project. This work is supported by DARPA E-PHI.