

Physical location of test structures on chip

