```
1 :*****
2;*
3 ;* Title:
                   segment_and_digit_test
4 ;* Author:
                    Jason Chen
5 ;* Version:
6 ;* Last updated:
                 10/12/2022 12:11:00
7 ;* Target:
                   AVR128DB48
8;*
9 ;* DESCRIPTION
10 ;* Task 1
11 ;* Continually display the digit 8 and decimal point for approximately
12 ;* one second at each digit position from right to left.
13;*
14 ;* VERSION HISTORY
15 ;* 1.0 Original version
17
18 start:
                    ; load r16 with all 1s
19
      ldi r16, 0xFF
      out VPORTD_DIR, r16; VPORTD - all pins configured as outputs
20
21
      out VPORTA_DIR, r16; VPORTA - all pins configured as outputs
22
      ldi r16, 0x00
                      ; load r16 with all 0s
      out VPORTC_DIR, r16; VPORTC - all pins configured as inputs
23
24
      cbi VPORTE_DIR, 0 ; set direction for PE0 as input
25
      sbi VPORTE_DIR, 1 ; set direction for PE1 as output
26
      out VPORTD_OUT, r16; a-g and dp ON
27
28 main_loop:
29
      ldi r16, 0xE0
30
      out VPORTA_OUT, r16; digit 4 (rightmost) ON
31
      rcall one_sec_delay
32
      ldi r16, 0xD0
33
      out VPORTA_OUT, r16; digit 3 ON
34
      rcall one_sec_delay
35
      ldi r16, 0xB0
36
      out VPORTA_OUT, r16; digit 2 ON
37
      rcall one_sec_delay
38
      ldi r16, 0x70
39
      out VPORTA_OUT, r16 ; digit 1 (leftmost) ON
      rcall one sec delay
      rjmp main_loop
41
42
45 ;* "one_sec_delay" - One Second Delay
46 ;*
47 ;* Description:
                   Two registers are subtracted from 5202 to 0, taking
48 ;*
                    1 second to execute.
49 ;* Author:
                   Professor Ken Short
50 ;* Version:
                   1
51 ;* Last updated: 10/13/2022
52 ;* Target:
                   AVR128DB48
```

```
53 ;* Number of words:
54 ;* Number of cycles:
55 ;* Low registers modified: n/a
56 ;* High registers modified: r30, r31
57;*
58 ;* Parameters: n/a
59 ;*
60 ;* Returns:
                 n/a
61;*
62 ;* Notes:
                n/a
63 ;*
65
66 ; 1.00008575 seconds @ 4 MHz system clock, 192 us resolution
67 one_sec_delay:
      ldi r30, LOW(5202) ; outer loop 16- bit iteration count
      ldi r31, HIGH(5202); 16-bit value in r31:r30
69
70
      outer_loop:
71
          ldi r18, $FF ; inner loop 8-bit iteration count
72
      inner_loop:
73
          dec r18
                      ; subtract 1 from inner loop count
74
          brne inner_loop
          sbiw r31:r30, 1 ; subtract 1 from outer loop count
75
          brne outer_loop
76
77
      ret
```