

```
1  ;*****
2  ;* Title:          temp_hum_sys_ext.asm
3  ;* Author:         Jason Chen
4  ;* Version:        1
5  ;* Last updated:   11/28/2022
6  ;* Target:         AVR128DB48
7  ;*
8  ;* DESCRIPTION
9  ;*   Design Task 4:
10 ;*   This program verifies the data measured from the DHT11 and
11 ;*   decodes the information to display on the 4-Digit-7-Segment
12 ;*   display. The pushbutton will switch between displaying humidity
13 ;*   and temperature
14 ;*
15 ;* VERSION HISTORY
16 ;* 1.0 Original version
17 ;*****
18
19 .equ PERIOD = 38          ; 38 for 2.5ms multiplex delay, 1 for 0.128ms
20
21 .dseg
22 bcd_entries:    .byte 4
23 led_display:    .byte 4
24 digit_num:      .byte 1
25 measured_data:  .byte 5
26 mode:          .byte 1
27
28 .cseg           ; start of code segment
29 reset:
30     jmp start
31
32 .org TCA0_OVF_vect
33     jmp ovf_mux_isr          ; vector for overflow IRQ
34
35 .org PORTE_PORT_vect
36     jmp porte_isr           ; vector for all PORTE pin change IRQs
37
38 start:          ; Configure I/O ports
39     ldi r16, 0xFF
40     out VPORTD_DIR, r16
41     ldi r16, 0xF0
42     out VPORTA_DIR, r16
43     ldi r16, 0x00
44     cbi VPORTE_DIR, 0
45     sbi VPORTE_DIR, 1
46     sbi VPORTE_OUT, 1
47     sbi VPORTE_DIR, 2
48     sbi VPORTE_OUT, 2
49     sbi VPORTE_DIR, 3
50     sbi VPORTE_OUT, 3
51
52
```

```

53 ; Configure TCA0
54     ldi r16, TCA_SINGLE_WGMODE_NORMAL_gc    ; WGMODE normal
55     sts TCA0_SINGLE_CTRLB, r16
56
57     ldi r16, TCA_SINGLE_OVF_bm              ; enable overflow interrupt
58     sts TCA0_SINGLE_INTCTRL, r16
59
60     ldi r16, LOW(PERIOD)                    ; set the period
61     sts TCA0_SINGLE_PER, r16
62     ldi r16, HIGH(PERIOD)
63     sts TCA0_SINGLE_PER + 1, r16
64
65     ldi r16, TCA_SINGLE_CLKSEL_DIV256_gc | TCA_SINGLE_ENABLE_bm ; set clock and
        start timer
66     sts TCA0_SINGLE_CTRLA, r16
67
68 ; Configure interrupt request
69     lds r16, PORTE_PIN0CTRL                  ; set ISC for PE0 to rising edge
70     ori r16, 0x02                            ; ISC = bit 1 for rising edge
71     sts PORTE_PIN0CTRL, r16                  ; update PIN0CTRL register (0000 0010)
72     sei
73
74 ; Set pointers for arrays
75     ldi XH, HIGH(bcd_entries)
76     ldi XL, LOW(bcd_entries)                 ; X points to bcd_entries[0]
77     ldi YH, HIGH(led_display)
78     ldi YL, LOW(led_display)                 ; Y points to led_display[0]
79
80 ; Clear arrays
81     ldi r16, 0                               ; load r16 with 0
82     mov r18, r16
83     rcall hex_to_7seg                        ; load r18 with 7 segment bit pattern to show 0
84     ldi r17, 4                               ; loop control variable
85     clear_entries:
86         st X+, r16
87         st Y+, r18
88         dec r17
89         brne clear_entries
90
91 ; Program loop
92 main_loop:
93     cli
94     rcall send_start
95     rcall wait_for_response_signal
96     rcall get_measured_data
97     sei
98     rcall delay_2s
99     rjmp main_loop
100
101 ;*****
102 ;* "send_start" - Send start signal
103 ;* Author:          Jason Chen

```

```
104  ;* Description:
105  ;*      Makes DATA line 0 for 18ms then a 1 for 20us (or 40us).
106  ;*****
107
108  send_start:
109      rcall write_0_to_DHT11
110      rcall delay_18ms
111      rcall write_1_to_DHT11
112      rcall delay_20us
113      ret
114
115  write_0_to_DHT11:
116      sbi VPORTB_DIR, 0
117      ret
118
119  write_1_to_DHT11:
120      cbi VPORTB_DIR, 0
121      ret
122
123  ;*****
124  ;* "read_DHT11" "wait_for_0" "wait_for_1" - Read DHT11 and Wait for signal
125  ;* Author:      Jason Chen
126  ;* Description:
127  ;*      Read the current logic level of the DATA line. Wait and return once
128  ;*      the DATA line is read to be either 0 or 1.
129  ;*****
130
131  read_DHT11:      ; saves contents to bit 0 of r16
132      in r16, VPORTB_IN
133      andi r16, 0x01
134      ret
135
136  wait_for_0:
137      rcall read_DHT11
138      cpi r16, 0x00
139      brne wait_for_0
140      ret
141
142  wait_for_1:
143      rcall read_DHT11
144      cpi r16, 0x01
145      brne wait_for_1
146      ret
147
148  ;*****
149  ;* "wait_for_response_signal" - Wait for response signal
150  ;* Author:      Jason Chen
151  ;* Description:
152  ;*      Wait for the response from the DHT11 by detecting a 0 and 1 for 80us
153  ;*      each.
154  ;*****
155
```

```
156 wait_for_response_signal:
157     rcall wait_for_0
158     rcall delay_80us
159     rcall wait_for_1
160     rcall delay_80us
161     ret
162
163 ;*****
164 ;* "read_DHT11_data_bit" "get_byte" "get_measured_data" - Reading data
165 ;* Author:          Jason Chen
166 ;* Description:
167 ;*     Retrieve a the bit information from the DATA line. Get a full byte
168 ;*     by reading 8 bits. Save 5 bytes of information in memory.
169 ;*****
170
171 read_DHT11_data_bit:    ; records bit in bit 0 of r16
172     rcall wait_for_0
173     rcall delay_20us
174     rcall wait_for_1
175     rcall delay_30us
176     rcall read_DHT11    ; record logic level of DATA line as input
177     ret
178
179 get_byte:              ; records byte in r18
180     push r17
181     ldi r17, 8
182     read_bit:
183         rcall read_DHT11_data_bit
184         lsr r16
185         rol r18
186         dec r17
187         brne read_bit
188     pop r17
189     ret
190
191 get_measured_data:
192     push r17
193     ldi r17, 5
194     ldi XH, HIGH(measured_data)
195     ldi XL, LOW(measured_data)
196     read_data:
197         rcall get_byte
198         st X+, r18
199         dec r17
200         brne read_data
201     pop r17
202     ret
203
204 ;*****
205 ;* "delay_N" - Delay
206 ;* Author:          Jason Chen
207 ;* Description:
```

```

208 ;*      Delay 2s:   ~8 million clock cycles
209 ;*      Delay 18ms: 72000 clock cycles accounting for 2 clocks from rcall
210 ;*      Delay 50us: 200 clock cycles accounting for 2 clocks from rcall
211 ;*      Delay 30us: 120 clock cycles accounting for 2 clocks from rcall
212 ;*      Delay 20us: 80 clock cycles accounting for 2 clocks from rcall
213 ;*****
214
215 delay_2s:          ; 8,001,222 clocks (1222 extra)
216     push r16
217     ldi r16, 111
218     loop_2s:
219         rcall delay_18ms
220         rcall delay_20us
221         dec r16
222         brne loop_2s
223     pop r16
224     ret
225
226 delay_18ms:        ; 72,000 clocks total (2 from rcall)
227     push r16          ; 1 clock
228     push r17          ; 1 clock
229     ldi r16, 106      ; 1 clock (m)
230     outer_18ms:      ; (4 + N)m - 1 = 71867 clocks
231         ldi r17, 225  ; 1 clock (n)
232         inner_18ms:  ; 3n - 1 = 674 clocks (N)
233             dec r17      ; 1 clock
234             brne inner_18ms ; 1/2 clocks
235         dec r16          ; 1 clock
236         brne outer_18ms ; 2/1 clocks
237         rcall delay_30us ; 120 clocks
238     pop r17             ; 2 clocks
239     pop r16             ; 2 clocks
240     ret                 ; 4 clocks
241
242 delay_80us:        ; 320 clocks total (2 from rcall)
243     push r16          ; 1 clock
244     ldi r16, 103      ; 1 clock (n)
245     loop_80us:      ; 3n - 1 = 308 clocks
246         dec r16          ; 1 clock
247         brne loop_20us  ; 2/1 clocks
248     nop nop          ; 2 clock
249     pop r16          ; 2 clocks
250     ret              ; 4 clocks
251
252 delay_50us:        ; 200 clocks total (2 from rcall)
253     push r16          ; 1 clock
254     ldi r16, 63       ; 1 clock (n)
255     loop_50us:      ; 3n - 1 = 188 clocks
256         dec r16          ; 1 clock
257         brne loop_50us  ; 2/1 clocks
258     nop nop          ; 2 clock
259     pop r16          ; 2 clocks

```

[illegible]

```
312 poll_PE0:
313     lds r16, PORTE_INTFLAGS      ; Determine if PE0's INTFLAG is set
314     sbrs r16, 0                  ; Check if PE0 IRQ flag is set
315     ret                          ; return to caller (main_loop) if not set
316     rcall clear_irq
317     rcall switch_mode
318     ret
319
320 clear_irq:
321     ldi r16, PORT_INT0_bm
322     sts PORTE_INTFLAGS, r16
323     ret
324
325 switch_mode:
326     push r16
327     lds r16, mode
328     inc r16
329     /*andi r16, 0x01*/
330     cpi r16, 3
331     brne switch_here
332     ldi r16, 0
333
334     switch_here:
335         sts mode, r16
336
337     rcall change_led
338
339     pop r16
340     ret
341
342 change_led:
343     push r17
344     cpi r16, 0x01
345     breq led_1
346     cpi r16, 0x02
347     breq led_2
348     led_0:
349         cbi VPORTE_OUT, 1
350         sbi VPORTE_OUT, 2
351         sbi VPORTE_OUT, 3
352         rjmp return_from_change
353
354     led_1:
355         cbi VPORTE_OUT, 2
356         sbi VPORTE_OUT, 1
357         sbi VPORTE_OUT, 3
358         rjmp return_from_change
359
360     led_2:
361         cbi VPORTE_OUT, 3
362         sbi VPORTE_OUT, 2
363         sbi VPORTE_OUT, 1
```

```

364
365     return_from_change:
366     pop r17
367     ret
368
369
370 ;*****
371 ;*
372 ;* "multiplex_display" - Multiplex the Four Digit LED Display
373 ;*
374 ;* DESCRIPTION
375 ;*     Updates a single digit of the display and increments the
376 ;*     digit_num to the digit position to be displayed next.
377 ;* Author:      Jason Chen
378 ;* Version:     1
379 ;* Last Updated: 10/24/2022
380 ;* Target:      AVR128DB48
381 ;* Number of words:
382 ;* Number of cycles:
383 ;* Low registers modified: none
384 ;* High registers modified: none
385 ;*
386 ;* Parameters:
387 ;*     led_display: a four byte array that holds the segment values
388 ;*     for each digit of the display. led_display[0] holds the
389 ;*     segment patten for digit 0 (the rightmost digit) and so on.
390 ;*
391 ;*     digit_num: byte variable, the least significant two bits are the
392 ;*     index of the last digit displayed.
393 ;*
394 ;* Returns: Outputs segment pattern and turns on digit driver for the next
395 ;*     position in the display to be turned ON.
396 ;*
397 ;* Notes: The segments are controlled by PORTD - (dp, a through g), the
398 ;*     digit drivers are controlled by PORTA (PA7 - PA4, digit 0 - 3).
399 ;*****
400 multiplex_display:
401     push r16        ; depopulate registers by pushing to stack
402     push r17
403     push r18
404
405     ldi r16, 0xFF
406     out VPORTD_OUT, r16    ; turn all segments OFF
407     in r16, VPORTA_OUT     ; get current value of VPORTA
408     ori r16, 0xF0
409     out VPORTA_OUT, r16    ; turn all digits OFF
410
411     rcall check_mode
412     rcall write_mode
413
414     lds r16, led_display + 1    ; place decimal
415     ldi r17, 0x80

```



```
416     eor r16, r17
417     sts led_display + 1, r16
418
419     ldi XH, HIGH(led_display)    ; X points to start of led_display array
420     ldi XL, LOW(led_display)
421
422     lds r16, digit_num           ; get current display number
423     inc r16
424     andi r16, 0x03              ; mask for two least significant bits
425     sts digit_num, r16          ; store next digit to be displayed
426
427     add XL, r16                 ; add digit number to offset to array pointer
428     brcc PC + 2                 ; if no carry, skip next instruction
429     inc XH
430
431     ld r17, X
432     out VPORTD_OUT, r17         ; output to segment display driver port
433     in r17, VPORTA_OUT          ; get current digit driver port value
434     ldi r18, 0x10              ; for next PORTA value via bit shift
435
436     digit_pos:
437         cpi r16, 0              ; if digit number is 0, use pattern in r18
438         breq digit_on
439         lsl r18                 ; r18 shifted left if not 0
440         dec r16                 ; decrement digit number offset
441         rjmp digit_pos
442
443     digit_on:
444         eor r17, r18            ; complement digit driver position
445         out VPORTA_OUT, r17     ; turn selected digit ON
446
447     pop r18                    ; repopulate all registers with
448     pop r17                    ; original contents from stack
449     pop r16
450     ret
451
452     check_mode:
453         push r16
454         push r17
455         push r18
456         lds r18, mode           ; check mode
457         cpi r18, 0x01
458         breq mode_1_cel
459         cpi r18, 0x02
460         breq mode_2_fah
461
462     mode_0_hum:
463         ldi r16, 0
464         sts bcd_entries + 3, r16
465         lds r16, measured_data + 0
466         rcall bin2bcd8
467         sts bcd_entries + 2, r17
```

```
468     sts bcd_entries + 1, r16
469     lds r16, measured_data + 1
470     sts bcd_entries + 0, r16
471     rjmp return_from_check
472
473 mode_1_cel:
474     ldi r16, 0
475     sts bcd_entries + 3, r16
476     lds r16, measured_data + 2
477     rcall bin2bcd8
478     sts bcd_entries + 2, r17
479     sts bcd_entries + 1, r16
480     lds r16, measured_data + 3
481     sts bcd_entries + 0, r16
482     rjmp return_from_check
483
484 mode_2_fah:lm
485     lds r16, measured_data + 2
486     ldi r17, 10
487     rcall mpy8u
488     lds r16, measured_data + 3
489     ldi r19, 0
490     add r17, r16
491     adc r18, r19
492     mov r16, r17
493     mov r17, r18
494     ldi r18, 18
495     rcall mpy16u
496     ldi r16, 0x80
497     ldi r17, 0x0C
498     add r16, r18
499     adc r17, r19
500     rcall bin2bcd16
501
502     mov r16, r13
503     mov r17, r14
504     mov r18, r14
505     mov r19, r15
506     andi r16, 0xF0
507     andi r17, 0x0F
508     andi r18, 0xF0
509     andi r19, 0x0F
510     ldi r20, 4
511
512     right_shift:
513         lsr r16
514         lsr r18
515         dec r20
516         brne right_shift
517
518     sts bcd_entries + 3, r19
519     sts bcd_entries + 2, r18
```

```
520     sts bcd_entries + 1, r17
521     sts bcd_entries + 0, r16
522
523 return_from_check:
524     pop r18
525     pop r17
526     pop r16
527     ret
528
529 write_mode:
530     push r17
531     push r18
532     push XL
533     push XH
534     push YL
535     push YH
536
537     ldi XH, HIGH(bcd_entries) ; X points to bcd_entries[0]
538     ldi XL, LOW(bcd_entries)
539     ldi YH, HIGH(led_display) ; Y points to led_display[0]
540     ldi YL, LOW(led_display)
541     ldi r17, 4
542
543 convert_display:
544     ld r18, X+
545     rcall hex_to_7seg
546     st Y+, r18
547     dec r17
548     brne convert_display
549
550     pop YH
551     pop YL
552     pop XH
553     pop XL
554     pop r18
555     pop r17
556     ret
557
558 ;*****
559 ;*
560 ;* "hex_to_7seg" - Hexadecimal to Seven Segment Conversion
561 ;*
562 ;* Description:
563 ;*     Converts a right justified hexadecimal digit to the seven
564 ;*     segment pattern required to display it. Pattern is right
565 ;*     justified a through g. Pattern uses 0s to turn segments on ON.
566 ;*
567 ;* Author:      Ken Short
568 ;* Version:     0.1
569 ;* Last updated: 10/03/2022
570 ;* Target:      AVR128DB48
571 ;* Number of words: 1
```

```

572 ;* Number of cycles:      1
573 ;* Low registers modified: none
574 ;* High registers modified: r18
575 ;*
576 ;* Parameters: r18: hex digit to be converted
577 ;* Returns: r18: seven segment pattern. 0 turns segment ON
578 ;*
579 ;* Notes:
580 ;*
581 ;*****
582 hex_to_7seg:
583     push r16
584     ldi ZH, HIGH(hextable * 2) ; set Z to point to start of table
585     ldi ZL, LOW(hextable * 2)
586
587     ldi r16, $00 ; add offset to Z pointer
588     andi r18, 0x0F ; mask for low nibble
589     add ZL, r18
590     adc ZH, r16
591     lpm r18, Z ; load byte from table pointed to by Z
592     pop r16
593     ret
594
595 ; Table of segment values to display digits 0 - F
596 ; dp, a - g
597 ;hextable: .db $01, $4F, $12, $06, $4C, $24, $20, $0F, $00, $04, $08, $60, $31,
598 ;           $42, $30, $38
599 ;hextable: .db $81, $CF, $92, $86, $CC, $A4, $A0, $8F, $80, $84
600 ; dp, g - a
601 ;hextable: .db $40, $79, $24, $30, $19, $12, $02, $78, $00, $10
602 hextable: .db $C0, $F9, $A4, $B0, $99, $92, $82, $F8, $80, $90
603 ;*****
604 ;*
605 ;* "bin2BCD8" - 8-bit Binary to BCD conversion
606 ;*
607 ;* This subroutine converts an 8-bit number (fbin) to a 2-digit
608 ;* BCD number (tBCDH:tBCDL).
609 ;*
610 ;* Number of words :6 + return
611 ;* Number of cycles :5/50 (Min/Max) + return
612 ;* Low registers used :None
613 ;* High registers used :2 (fbin/tBCDL,tBCDH)
614 ;*
615 ;* Included in the code are lines to add/replace for packed BCD output.
616 ;*
617 ;*****
618
619 ;***** Subroutine Register Variables
620
621 .def fbin =r16 ;8-bit binary value
622 .def tBCDL =r16 ;BCD result MSD

```

```

623 .def      tBCDH      =r17          ;BCD result LSD
624
625 ;***** Code
626
627 bin2bcd8:
628     clr tBCDH          ;clear result MSD
629 bBCD8_1:subi    fbin,10      ;input = input - 10
630     brcs bBCD8_2        ;abort if carry set
631     inc tBCDH          ;inc MSD
632 ;-----
633 ;                      ;Replace the above line with this one
634 ;                      ;for packed BCD output
635 ;     subi    tBCDH,-$10    ;tBCDH = tBCDH + 10
636 ;-----
637     rjmp     bBCD8_1      ;loop again
638 bBCD8_2:subi    fbin,-10    ;compensate extra subtraction
639 ;-----
640 ;                      ;Add this line for packed BCD output
641 ;     add fbin,tBCDH
642 ;-----
643     ret
644
645 ;*****
646 ;*
647 ;* "mpy16u" - 16x16 Bit Unsigned Multiplication
648 ;*
649 ;* This subroutine multiplies the two 16-bit register variables
650 ;* mp16uH:mp16uL and mc16uH:mc16uL.
651 ;* The result is placed in m16u3:m16u2:m16u1:m16u0.
652 ;*
653 ;* Number of words :14 + return
654 ;* Number of cycles :153 + return
655 ;* Low registers used :None
656 ;* High registers used :7 (mp16uL,mp16uH,mc16uL/m16u0,mc16uH/m16u1,m16u2,
657 ;*                      m16u3,mcnt16u)
658 ;*
659 ;*****
660
661 ;***** Subroutine Register Variables
662
663 .def      mc16uL      =r16          ;multiplicand low byte
664 .def      mc16uH      =r17          ;multiplicand high byte
665 .def      mp16uL      =r18          ;multiplier low byte
666 .def      mp16uH      =r19          ;multiplier high byte
667 .def      m16u0       =r18          ;result byte 0 (LSB)
668 .def      m16u1       =r19          ;result byte 1
669 .def      m16u2       =r20          ;result byte 2
670 .def      m16u3       =r21          ;result byte 3 (MSB)
671 .def      mcnt16u     =r22          ;loop counter
672
673 ;***** Code
674

```

```

675 mpy16u: clr m16u3      ;clear 2 highest bytes of result
676         clr m16u2
677         ldi mcnt16u,16  ;init loop counter
678         lsr mp16uH
679         ror mp16uL
680
681 m16u_1: brcc noad8      ;if bit 0 of multiplier set
682         add m16u2,mc16uL ;add multiplicand Low to byte 2 of res
683         adc m16u3,mc16uH ;add multiplicand high to byte 3 of res
684 noad8:  ror m16u3      ;shift right result byte 3
685         ror m16u2      ;rotate right result byte 2
686         ror m16u1      ;rotate result byte 1 and multiplier High
687         ror m16u0      ;rotate result byte 0 and multiplier Low
688         dec mcnt16u     ;decrement loop counter
689         brne m16u_1     ;if not done, loop more
690         ret
691
692 ;*****
693 ;*
694 ;* "div16u" - 16/16 Bit Unsigned Division
695 ;*
696 ;* This subroutine divides the two 16-bit numbers
697 ;* "dd8uH:dd8uL" (dividend) and "dv16uH:dv16uL" (divisor).
698 ;* The result is placed in "dres16uH:dres16uL" and the remainder in
699 ;* "drem16uH:drem16uL".
700 ;*
701 ;* Number of words :19
702 ;* Number of cycles :235/251 (Min/Max)
703 ;* Low registers used :2 (drem16uL,drem16uH)
704 ;* High registers used :5 (dres16uL/dd16uL,dres16uH/dd16uH,dv16uL,dv16uH,
705 ;*                      dcnt16u)
706 ;*
707 ;*****
708
709 ;***** Subroutine Register Variables
710
711 .def      drem16uL=r14
712 .def      drem16uH=r15
713 .def      dres16uL=r16
714 .def      dres16uH=r17
715 .def      dd16uL =r16
716 .def      dd16uH =r17
717 .def      dv16uL =r18
718 .def      dv16uH =r19
719 .def      dcnt16u =r20
720
721 ;***** Code
722
723 div16u:  clr drem16uL    ;clear remainder Low byte
724         sub drem16uH,drem16uH;clear remainder High byte and carry
725         ldi dcnt16u,17  ;init loop counter
726 d16u_1:  rol dd16uL      ;shift left dividend

```

```

727     rol    dd16uH
728     dec    dcnt16u    ;decrement counter
729     brne   d16u_2     ;if done
730     ret     ;    return
731 d16u_2: rol    drem16uL    ;shift dividend into remainder
732         rol    drem16uH
733         sub    drem16uL,dv16uL ;remainder = remainder - divisor
734         sbc    drem16uH,dv16uH ;
735         brcc   d16u_3     ;if result negative
736         add    drem16uL,dv16uL ;    restore remainder
737         adc    drem16uH,dv16uH
738         clc     ;    clear carry to be shifted into result
739         rjmp   d16u_1     ;else
740 d16u_3: sec     ;    set carry to be shifted into result
741         rjmp   d16u_1
742
743 ;*****
744 ;*
745 ;* "bin2BCD16" - 16-bit Binary to BCD conversion
746 ;*
747 ;* This subroutine converts a 16-bit number (fbinH:fbinL) to a 5-digit
748 ;* packed BCD number represented by 3 bytes (tBCD2:tBCD1:tBCD0).
749 ;* MSD of the 5-digit number is placed in the lowermost nibble of tBCD2.
750 ;*
751 ;* Number of words :25
752 ;* Number of cycles :751/768 (Min/Max)
753 ;* Low registers used :3 (tBCD0,tBCD1,tBCD2)
754 ;* High registers used :4(fbinL,fbinH,cnt16a,tmp16a)
755 ;* Pointers used :Z
756 ;*
757 ;*****
758
759 ;***** Subroutine Register Variables
760
761 .dseg
762 tBCD0: .byte 1 // BCD digits 1:0
763 tBCD1: .byte 1 // BCD digits 3:2
764 tBCD2: .byte 1 // BCD digits 4
765
766 .cseg
767 .def    tBCD0_reg = r13    ;BCD value digits 1 and 0
768 .def    tBCD1_reg = r14    ;BCD value digits 3 and 2
769 .def    tBCD2_reg = r15    ;BCD value digit 4
770
771 .def    fbinL = r16        ;binary value Low byte
772 .def    fbinH = r17        ;binary value High byte
773
774 .def    cnt16a =r18        ;loop counter
775 .def    tmp16a =r19        ;temporary value
776
777 ;***** Code
778

```

```

779 bin2BCD16:
780     push fbinL
781     push fbinH
782     push cnt16a
783     push tmp16a
784
785
786     ldi cnt16a, 16 ;Init loop counter
787     ldi r20, 0x00
788     sts tBCD0, r20 ;clear result (3 bytes)
789     sts tBCD1, r20
790     sts tBCD2, r20
791 bBCDx_1:
792     // load values from memory
793     lds tBCD0_reg, tBCD0
794     lds tBCD1_reg, tBCD1
795     lds tBCD2_reg, tBCD2
796
797     lsl fbinL ;shift input value
798     rol fbinH ;through all bytes
799     rol tBCD0_reg ;
800     rol tBCD1_reg
801     rol tBCD2_reg
802
803     sts tBCD0, tBCD0_reg
804     sts tBCD1, tBCD1_reg
805     sts tBCD2, tBCD2_reg
806
807     dec cnt16a ;decrement loop counter
808     brne bBCDx_2 ;if counter not zero
809
810     pop tmp16a
811     pop cnt16a
812     pop fbinH
813     pop fbinL
814     ret ; return
815 bBCDx_2:
816     // Z Points tBCD2 + 1, MSB of BCD result + 1
817     ldi ZL, LOW(tBCD2 + 1)
818     ldi ZH, HIGH(tBCD2 + 1)
819 bBCDx_3:
820     ld tmp16a, -Z ;get (Z) with pre-decrement
821     subi tmp16a, -$03 ;add 0x03
822
823     sbrc tmp16a, 3 ;if bit 3 not clear
824     st Z, tmp16a ;store back
825
826     ld tmp16a, Z ;get (Z)
827     subi tmp16a, -$30 ;add 0x30
828
829     sbrc tmp16a, 7 ;if bit 7 not clear
830     st Z, tmp16a ; store back

```



```

831
832     cpi ZL, LOW(tBCD0) ;done all three?
833     brne bBCDx_3
834     cpi ZH, HIGH(tBCD0) ;done all three?
835     brne bBCDx_3
836     rjmp bBCDx_1
837
838     ;*****
839     ;*
840     ;* "mpy8u" - 8x8 Bit Unsigned Multiplication
841     ;*
842     ;* This subroutine multiplies the two register variables mp8u and mc8u.
843     ;* The result is placed in registers m8uH, m8uL
844     ;*
845     ;* Number of words :9 + return
846     ;* Number of cycles :58 + return
847     ;* Low registers used :None
848     ;* High registers used :4 (mp8u,mc8u/m8uL,m8uH,mcnt8u)
849     ;*
850     ;* Note: Result Low byte and the multiplier share the same register.
851     ;* This causes the multiplier to be overwritten by the result.
852     ;*
853     ;*****
854
855     ;***** Subroutine Register Variables
856
857     .def    mc8u    =r16        ;multiplicand
858     .def    mp8u    =r17        ;multiplier
859     .def    m8uL    =r17        ;result Low byte
860     .def    m8uH    =r18        ;result High byte
861     .def    mcnt8u  =r19        ;loop counter
862
863     ;***** Code
864
865
866     mpy8u:  clr    m8uH        ;clear result High byte
867             ldi    mcnt8u,8    ;init loop counter
868             lsr    mp8u        ;rotate multiplier
869
870     m8u_1:  brcc    m8u_2      ;carry set
871             add    m8uH,mc8u    ; add multiplicand to result High byte
872     m8u_2:  ror    m8uH        ;rotate right result High byte
873             ror    m8uL        ;rotate right result L byte and multiplier
874             dec    mcnt8u      ;decrement loop counter
875             brne   m8u_1      ;if not done, loop more
876             ret

```