```
2 ;* Title:
                    read_DHT11.asm
3 ;* Author:
                    Jason Chen
4 ;* Version:
5 ;* Last updated:
                    11/21/2022
6 ;* Target:
                    AVR128DB48
7;*
8 ;* DESCRIPTION
9 ;*
          Design Task 2:
10 ;*
             This program sends a start signal by taking the DATA line down
11 ;*
             for 18ms and then releasing it for 20us. Then the DHT11 will
12 ;*
             take hold of the line and send a response signal before sending
13;*
             data bits to the MCU.
14 ;*
15 ;* VERSION HISTORY
16 ;* 1.0 Original version
18
19 start:
                    ; Configure I/O ports
20
      ldi r16, 0xFF
21
      out VPORTD_DIR, r16
22
      ldi r16, 0xF0
23
      out VPORTA_DIR, r16
24
      ldi r16, 0x00
25
      out VPORTC DIR, r16
26
      cbi VPORTE_DIR, 0
27
28 main_loop:
29
      rcall send_start
30
      rcall wait_for_response_signal
31
      rcall read_DHT11
32
      rjmp main_loop
33
34 read_DHT11:
35
      in r16, VPORTB_IN
36
      andi r16, 0x01
37
      ret
38
39 wait_for_0:
40
      rcall read DHT11
41
      cpi r16, 0x00
42
      brne wait_for_0
43
      ret
44
45 wait_for_1:
46
      rcall read_DHT11
47
      cpi r16, 0x01
48
      brne wait_for_1
49
      ret
50
51 wait_for_response_signal:
      rcall wait_for_0
52
```

```
rcall delay_80us
54
       rcall wait_for_1
55
       rcall delay 80us
56
       ret
57
58 read_DHT11_data_bit:
                      ; records bit in bit 0 of r16
59
       rcall wait for 0
       rcall delay 20us
60
61
     rcall wait_for_1
62
     rcall delay_30us
     rcall read_DHT11
63
                             ; record logic level of DATA line as input
64
      ret
65
66
67
68 :**********************
69 ;* "send_start" - Send start signal
70 ;* Author:
                   Jason Chen
71 ;* Description:
          Makes DATA line 0 for 18ms then a 1 for 20us (or 40us).
75 send_start:
76     rcall write_0_to_DHT11
77
     rcall delay 18ms
78
      rcall write_1_to_DHT11
     rcall delay_20us
79
80
     /*rcall delay_20us*/
81
      ret
82
83 write_0_to_DHT11:
84
       cbi VPORTB_DIR, 0
85
       ret
86
87 write_1_to_DHT11:
       sbi VPORTB DIR, 0
88
89
       ret
90
91 ;*********************
92 ;* "delay 18ms" "delay 50us" "delay 20us" - Delay
93 ;* Author:
                    Jason Chen
94 ;* Description:
          Delay 18ms : 72000 clock cycles accounting for 2 clocks from rcall
          Delay 50us : 200 clock cycles accounting for 2 clocks from rcall
          Delay 20us : 40 clock cycles accounting for 2 clocks from rcall
98 ;*********************
99
100 delay_18ms:
                   ; 72000 clocks total (2 from rcall)
                          ; 1 clock
101
       push r16
102
       push r17
                          ; 1 clock
103
      ldi r16, 106
                          ; 1 clock (m)
104
      outer_18ms:
                          (4 + N)m - 1 = 71867 clocks
```

```
ldi r17, 225
                                 ; 1 clock (n)
                                     ; 3n - 1 = 674 \text{ clocks } (N)
106
             inner_18ms:
                 dec r17
107
                                        ; 1 clock
                                         ; 1/2 clocks
108
                 brne inner_18ms
109
             dec r16
                                     ; 1 clock
                                    ; 2/1 clocks
110
             brne outer_18ms
                                 ; 120 clocks
111
             rcall delay_30us
112
                                 ; 2 clocks
         pop r17
                                 ; 2 clocks
113
         pop r16
114
         ret
                                 ; 4 clocks
115
116 delay 80us:
                         ; 320 clocks total (2 from rcall)
117
         push r16
                                 ; 1 clock
118
         ldi r16, 103
                                ; 1 clock (n)
119
         loop_80us:
                                 ; 3n - 1 = 308 clocks
120
             dec r16
                                    ; 1 clock
                                    ; 2/1 clocks
121
             brne loop_20us
122
                                 ; 2 clock
         nop nop
123
         pop r16
                                 ; 2 clocks
124
                                 ; 4 clocks
         ret
125
                       ; 200 clocks total (2 from rcall)
126 delay_50us:
                                 ; 1 clock
127
         push r16
128
         ldi r16, 63
                                 ; 1 clock (n)
         loop 50us:
129
                                 ; 3n - 1 = 188 clocks
130
             dec r16
                                     ; 1 clock
                                    ; 2/1 clocks
131
             brne loop_50us
132
                                 ; 2 clock
         nop nop
133
         pop r16
                                 ; 2 clocks
134
                                 ; 4 clocks
         ret
135
                         ; 80 clocks total (2 from rcall)
136 delay_30us:
137
         push r16
                                 ; 1 clock
138
         ldi r16, 34
                                 ; 1 clock (n)
139
         loop_30us:
                                 ; 3n - 1 = 110 \text{ clocks}
140
             dec r16
                                    ; 1 clock
                                     ; 2/1 clocks
141
             brne loop_20us
142
                                 ; 2 clocks
         pop r16
143
         ret
                                 ; 4 clocks
144
145 delay_20us:
                         ; 80 clocks total (2 from rcall)
                                 ; 1 clock
146
         push r16
147
         ldi r16, 23
                                 ; 1 clock (n)
148
         loop_20us:
                                 ; 3n - 1 = 68 clocks
             dec r16
                                     ; 1 clock
149
                                    ; 2/1 clocks
150
             brne loop_20us
151
         nop nop
                                 ; 2 clock
152
         pop r16
                                 ; 2 clocks
153
         ret
                                 ; 4 clocks
```