


## Program Report 3

**Results**

Simulation results (Cache 0)

Size	32kB	64kB	128kB	256kB	512kB
<b>number of reads</b>	112661	112661	112661	112661	112661
<b>number of read misses</b>	6359	6032	5817	5746	5721
<b>number of writes</b>	11942	11942	11942	11942	11942
<b>write misses</b>	36	24	13	13	10
<b>total miss rate</b>	0.051323	0.048602	0.046789	0.046219	0.045994
<b>number of writebacks</b>	2168	2007	1801	1616	1543
<b>number of Invalidations</b>	1990	1940	1889	1873	1852
<b>number of cache-to-cache transfers</b>	4748	4538	4373	4316	4295




For Cache 0,

As the Cache Size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 1)

Size	32kB	64kB	128kB	256kB	512kB
<b>number of reads</b>	110830	110830	110830	110830	110830
<b>number of read misses</b>	6391	6057	5845	5780	5762
<b>number of writes</b>	11710	11710	11710	11710	11710
<b>write misses</b>	38	26	14	12	9
<b>total miss rate</b>	0.052465	0.049641	0.047813	0.047266	0.047095
<b>number of writebacks</b>	2131	1985	1800	1584	1509
<b>number of Invalidations</b>	2012	1958	1902	1884	1862
<b>number of cache-to-cache transfers</b>	1618	1538	1481	1468	1463




For Cache 1,

As the Cache Size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 2)

Size	32kB	64kB	128kB	256kB	512kB
<b>number of reads</b>	114938	114938	114938	114938	114938
<b>number of read misses</b>	6385	6033	5817	5748	5728
<b>number of writes</b>	12383	12383	12383	12383	12383
<b>write misses</b>	37	25	14	12	9
<b>total miss rate</b>	0.050439	0.047581	0.045798	0.04524	0.045059
<b>number of writebacks</b>	2174	2016	1812	1629	1544
<b>number of Invalidations</b>	1982	1927	1885	1869	1853
<b>number of cache-to-cache transfers</b>	43	29	21	22	19




For Cache 2,

As the Cache Size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 3)

Size	32kB	64kB	128kB	256kB	512kB
<b>number of reads</b>	113428	113428	113428	113428	113428
<b>number of read misses</b>	6405	6060	5850	5783	5761
<b>number of writes</b>	12108	12108	12108	12108	12108
<b>write misses</b>	34	23	12	10	7
<b>total miss rate</b>	0.051292	0.048456	0.046696	0.046146	0.045947
<b>number of writebacks</b>	2211	2056	1824	1617	1542
<b>number of Invalidations</b>	1994	1938	1884	1865	1846
<b>number of cache-to-cache transfers</b>	50	39	26	30	28




For Cache 3,

As the cache size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 0)

Block Size	64B	128B	256B
number of reads	112661	112661	112661
number of read misses	5716	5293	4903
number of writes	11942	11942	11942
write misses	9	10	8
total miss rate	0.045946	0.042559	0.039413
number of writebacks	1520	1476	1401
number of Invalidations	1845	1801	1764
number of cache-to-cache transfers	4291	3999	3717

Simulation results (Cache 0)




For Cache 0,

As the block size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 1)

Block Size	64B	128B	256B
number of reads	110830	110830	110830
number of read misses	5752	5346	4941
number of writes	11710	11710	11710
write misses	8	8	6
total miss rate	0.047005	0.043692	0.04037
number of writebacks	1490	1456	1428
number of Invalidations	1853	1801	1762
number of cache-to-cache transfers	1462	1365	1252

Simulation results (Cache 1)




For Cache 1,

As the block size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks, invalidations and cache-to-cache transactions.

Simulation results (Cache 2)

Block Size	64B	128B	256B
number of reads	114938	114938	114938
number of read misses	5723	5303	4905
number of writes	12383	12383	12383
write misses	8	9	7
total miss rate	0.045012	0.041721	0.03858
number of writebacks	1523	1480	1420
number of Invalidations	1844	1790	1763
number of cache-to-cache transfers	18	25	31




For Cache 2,

As the block size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks and invalidations. There is an increase in the number of cache-to-cache transactions.

Simulation results (Cache 3)

Block Size	64B	128B	256B
number of reads	113428	113428	113428
number of read misses	5754	5337	4945
number of writes	12108	12108	12108
write misses	6	7	5
total miss rate	0.045883	0.042569	0.039431
number of writebacks	1525	1503	1445
number of Invalidations	1837	1784	1744
number of cache-to-cache transfers	27	32	40

Simulation results (Cache 3)



For Cache 3,

As the block size increase, there is a reduction in number of read misses, number of write misses. Because there is a reduction in the number of read and write misses, there will be a reduction in the total miss rate. There is a reduction in the number of writebacks and invalidations. There is an increase in the number of cache-to-cache transactions.

## Conclusion

As the block size and cache sizes increase, there is a reduction in the number of read and write misses. If the block size is set at 64B and the cache size is increased, the total miss rate will approach asymptote where there is no benefit by increasing the cache size. The same goes for the block size. Also, the number of total number of messages being sent goes down as the cache size and block size increase.