DLD LAB WIN_2021

LAB-2

Aim: To simulate different types of logic gates of full adder, half subtractor, full subtractor.

Tools used: vivado software

Truth tables:

• Full adder:

Α	В	С	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• Half subtractor:


Α	В	SUM	CARRY		
0	0	0	0		
0	1	1	1		
1	0	1	0		
1	1	0	0		

• Full subtractor:


Α	В	С	borrow	difference			
0	0	0	0	0			
0	0	1	1	1			
0	1	0	1	1			
0	1	1	1	0			
1	0	0	0	1			
1	0	1	0	0			
1	1	0	0	0			
1	1	1	1	1			

Circuit diagrams:


Full adder:



Half subtractor:



Full subtractor:



Codes:


Full adder:


```
C:/Users/91995/full_adder_14mar2021/full_adder_14mar2021.srcs/sources_1/new/fulladder.v
1 'timescale lns / lps
3 // Company:
4 // Engineer:
5//
6 // Create Date: 19.03.2021 22:51:10
7 // Design Name:
8 // Module Name: fulladder
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
21
23 module fulladder(x,y,z,sum,carry);
24 input x, y, z;
25 output sum, carry;
26 wire suml , carryl, carry2;
28 halfadder x1(x,y,sum1,carry1);
29 halfadder al (suml, z, sum, carry2);
30 xorgate behavioral bl(carryl, carry2, carry);
31 endmodule
32
```


Test bench code:


```
C:/Users/91995/full_adder_14mar2021/full_adder_14mar2021.srcs/sim_1/new/tb_fulladder.v
  1
        `timescale lns / lps
  2
        3
        // Company:
  4
        // Engineer:
  5
        11
  6
        // Create Date: 19.03.2021 22:53:37
 7
       // Design Name:
 8
       // Module Name: tb fulladder
  9
        // Project Name:
 10
        // Target Devices:
 11
        // Tool Versions:
12
       // Description:
 13
        111
 14
       // Dependencies:
15
        111
        // Revision:
 16
 17
        // Revision 0.01 - File Created
        // Additional Comments:
 18
 19
 20
 21
 22
 23
       module tb_fulladder;
 24
       reg x, y, z;
 25
       wire sum, carry;
 26
 27
       fulladder bl(x,y,z,sum,carry);
 28
 29
       initial
 30
       begin
 31 \bigcirc x = 0; y=0; z=0;
 32 \bigcirc #1 x = 0; y = 0; z = 0;
 33 \bigcirc #1 x = 0; y = 0; z = 1;
 34 O #1 x = 0;y = 1;z = 0;
 35 O #1 x = 0;y = 1;z = 1;
 36 \bigcirc #1 x = 1;y = 0;z = 0;
 37 \bigcirc #1 x = 1;y = 0;z = 1;
 38 O #1 x = 1;y = 1;z = 0;
 39 O #1 x = 1;y = 1;z = 1;
 40
 41
        end
 42
        endmodule
```

Outputs:















d 3							065				_ &
						7.	,265 ps				
Name	Value	5,000 p	5,500 ps	6,000 ps	6,500 ps	7,000 ps	7,500 ps	8,000 ps	8,500 ps	9,000 ps	9,500 ps
1 x	1										
T& y T& z	1 0										
₩ sum	ő										
In carry	1								_		



Half subtractor:


C:/Users/91995/halfsubractor/halfsubractor.srcs/sources_1/new/halfsubractor.v


```
1
     'timescale lns / lps
2
     3
     // Company:
4
     // Engineer:
5
     // Create Date: 19.03.2021 22:38:06
6
7
     // Design Name:
     // Module Name: halfsubractor
8
9
     // Project Name:
10
     // Target Devices:
11
     // Tool Versions:
12
     // Description:
13
14
     // Dependencies:
15
     11
16
     // Revision:
     // Revision 0.01 - File Created
17
18
     // Additional Comments:
19
20
     21
22
23
24
     module halfSubractor(X,Y,Diff,Borr);
25
     input X, Y;
26
     output Diff, Borr;
27 O assign Diff = X ^ Y;
28 O assign Borr = ~X & Y;
29
     endmodule
30
31
```


Test bench code:

```
C:/Users/91995/halfsubractor/halfsubractor.srcs/sim 1/new/tb halfsubractor.v
1
      'timescale lns / lps
      2
3
     // Company:
4
     // Engineer:
5
     111
6
     // Create Date: 19.03.2021 22:38:29
7
     // Design Name:
8
     // Module Name: tb halfsubractor
9
     // Project Name:
10
     // Target Devices:
     // Tool Versions:
11
12
     // Description:
13
      11
14
     // Dependencies:
15
16
     // Revision:
17
      // Revision 0.01 - File Created
18
     // Additional Comments:
19
     111
20
      21
22
23
     module tb halfSubractor;
24
     reg X, Y;
25
     wire Diff, Borr;
26
27
     halfSubractor hl (X, Y, Diff, Borr);
28
     initial begin
29 0
         X = 0; Y = 0;
30 O #1 X = 0; Y = 1;
31 0
     #1 X = 1; Y = 0;
32 O #1 X = 1; Y = 1;
33
      end
     endmodule
34
```

Outputs:









Full subtractor:


```
module full subtractor(A,B,C,Diff,Borr);
input wire A, B, C;
output reg Diff,Borr;
always @(A or B or C)
begin
if(A==0 && B==0 && C==0)
 begin
  Diff=0;
  Borr=0:
 end
else if(A==0 && B==0 && C==1)
 begin
   Diff=1;
   Borr=1;
 end
else if(A==0 && B==1 && C==0)
 begin
  Diff=1;
   Borr=1;
 end
else if(A==0 && B==1 && C==1)
 begin
  Diff=0;
   Borr=1;
 end
else if(A==1 && B==0 && C==0)
```

```
begin
 Diff=1;
   Borr=0;
 end
else if(A==1 && B==0 && C==1)
 begin
 Diff=0;
   Borr=0;
 end
else if(A==1 && B==1 && C==0)
 begin
Diff=0;
  Borr=0;
 end
else if(A==1 && B==1 && C==1)
 begin
 Diff=1;
   Borr=1;
 end
end
endmodule
```


Test bench code:

```
`timescale lns / lps
     2
3
     // Company:
4
     // Engineer:
5
     111
     // Create Date: 19.03.2021 23:31:37
6
7
     // Design Name:
    // Module Name: tb fullsubtractor
8
9
     // Project Name:
10
     // Target Devices:
     // Tool Versions:
11
12
     // Description:
13
     111
     // Dependencies:
14
15
     111
16
     // Revision:
17
     // Revision 0.01 - File Created
18
     // Additional Comments:
19
     1//
20
     21
22
23
24
    module tb fullsubtractor;
25
    reg A, B, C;
26
    wire Diff, Borr;
27
    fullsubtractor fl(A,B,C,Diff,Borr);
28
     initial
29
     begin
30 0
        A = 0; B = 0; C = 0;
31 O #1 A = 0; B = 0; C = 1;
32 O #1 A = 0; B = 1; C = 0;
33 O #1 A = 0; B = 1; C = 1;
34 O #1 A = 1; B = 0; C = 0;
35 O #1 A = 1; B = 0; C = 1;
36 O #1 A = 1; B = 1; C = 0;
37 O #1 A = 1; B = 1; C = 1;
38
     end
39
     endmodule
```

Outputs:




















Conclusion:

There are three different types of modelling styles

- 1. Dataflow
- 2. Structural
- 3. Behavioral

With these types of modelling styles I have done the simulation of logic gates (full adder, half subtractor, full subtractor)

Now I'm aware of full adder, half subtractor, full subtractor logic gates

Finally, in this lab I came to know about

- Truth tables
- · Logic gate diagrams
- Boolean expressions for logic gates
- · Different types of modelling
- Output analysis

Reference links:

https://www.geeksforgeeks.org/

https://theorycircuit.com/