DLD

EXPERIMENT-7

Aim: To simulate the logic gates of JK flipflop and D flipflop

Tools used: vivado software

Truth tables:


Jk flipflop:

Truth table for jk flipflop		
j	k	Qn+1
Х	х	Qn
0	0	Qn
0	1	0
1	0	1
1	1	Qn
	j x 0	j k x x 0 0 0 1

D flipflop:

Truth table for D flipflop			
clk	D	q	Qbar
0	0	Q	Qbar
0	1	Q	Qbar
1	0	0	1
1	1	1	0

Diagrams of JK flipflop and D flipflop:



Verilog codes:

JK flipflop:

```
23 module jk_ff(j,k,clk,q,qbar);
24 input j,k,clk;
25 output q,qbar;
26
27 reg qn,q,qbar;
28
29 initial
30 begin
31 q=0;
32 gbar=1;
33 end
34
35 always@(posedge clk)
36 begin
37 \text{ if } (j==0 & k == 0)
38 qn = q;
39 else if (j == 0 && k == 1)
40 qn = 0;
41 else if (j == 1 & k == 0)
42
     qn = 1;
43 else
44
       qn = \sim q;
45q = qn;
46 qbar = ~qn;
47 end
48 endmodule
```

Test bench code:

```
23 module tb_jk_ff;
24 reg j,k,clk;
25 wire q,qbar;
26
27 jk_ff al(j,k,clk,q,qbar);
28
29 initial
30 begin
31 j=0; k=0; clk=0;
32 end
33
34 always
35 begin
36 #10 clk = ~clk;
37 #20 i = 0; k = 1;
38 #20 j = 1; k = 1;
39 #20 j = 1; k = 1;
40 #20 i = 0; k = 0;
41 end
42 endmodule
```

D flipflop:


```
23 module d_ff(clk,rst,d,q,qbar);
24 input clk, rst, d;
25 output q,qbar;
26 reg q,qbar;
27 initial
28 begin
29 q = 1'b0; qbar = 1'b1;
30 end
31 always @ (posedge clk or posedge rst)
32 begin
33 if (rst == 1)
34  q <= 1'd0;</pre>
35 else
36  q <= d;</pre>
37 assign qbar = !q;
38 end
39 endmodule
```


Test bench code:


```
23 module tb d ff;
24 reg clk, rst, d;
25 wire q,qbar;
26 d ff dl(clk,rst,d,q,qbar);
27 initial
28 begin
29 \text{ clk} = 0; \text{rst} = 0; \text{d} = 0;
30 #20 rst = 0; d = 1;
31 #20 rst = 1; d = 0;
32 #20 rst = 0; d = 0;
33 #20 rst = 1; d = 1;
34 end
35 always
36 begin
37 #5 clk = !clk;
38 end
39 endmodule
```


Outputs:


JK flipflop:
















D flipflop:




























Conclusion: in this I got knowledge in different types of flipflops in that SR flipflop and JK flipflop and D flipflop I learnt