## DLD

## EXPERIMENT - 9


Aim: To simulate the logic gates of 4-bit Synchronous Down counter

Tools used: vivado software

Truth table:

TRUTH TABLE													
	P.	<u>.s</u>		Ņ.S					OUTPUTS				
QD	QC	QB	QA	QD+	QC+	QB+	QA+	Т	TC	ТВ	TA		
								D					
1	1	1	1	1	1	1	0	0	0	0	1		
1	1	1	0	1	1	0	1	0	0	1	1		
1	1	0	1	1	1	0	0	0	0	0	1		
1	1	0	0	1	0	1	1	0	1	1	1		
1	0	1	1	1	0	1	0	0	0	0	1		
1	0	1	0	1	0	0	1	0	0	1	1		
1	0	0	1	1	0	0	0	0	0	0	1		
1	0	0	0	0	1	1	1	1	1	1	1		
0	1	1	1	0	1	1	0	0	0	0	1		
0	1	1	0	0	1	0	1	0	0	1	1		
0	1	0	1	0	1	0	0	0	0	0	1		
0	1	0	0	0	0	1	1	0	1	1	1		
0	0	1	1	0	0	1	0	0	0	0	1		
0	0	1	0	0	0	0	1	0	0	1	1		
0	0	0	1	0	0	0	0	0	0	0	11		
0	0	0	0	1	1	1	1	1	1	1	1		

#### Diagram:



# Expression:

 $TD = \sim QC.\sim QB.\sim QA$ 

 $TC = \sim QB.\sim QA$ 

 $TB = \sim QA$ 

TA = 1

Verilog codes:

module fourbit\_syncdown(clk,in,count);

input clk,in;

output [3:0] count;

wire QA,QB,QC,QD,QA\_bar,QB\_bar,QC\_bar,z1,z2;

tff t1(clk,in,QA,QA\_bar);

tff t2(clk,QA\_bar,QB,QB\_bar);

```
andgate a1(QA_bar,QB_bar,z);
tff t3(clk,z,QC,QC\_bar);
and_gate a2(z,QC_bar,z1);
tff t4(clk,z1,QD,QD_bar);
send s1(QA\_bar,QB\_bar,QC\_bar,QD\_bar,count);
endmodule
module send(a,b,c,d,out);
input a,b,c,d;
output [3:0] out;
assign out[0] = a;
assign out[1] = b;
assign out[2] = c;
assign out[3] = d;
endmodule
module tff(clk,in,out,out_bar);
input clk,in;
output out,out_bar;
reg out, out_bar;
initial
out = 0;
always@(posedge clk)
begin
```

```
if(in == 1) begin
out = ~out;
out_bar = ~out;
end
else
begin
out = out;
out_bar = ~out;
end
end
endmodule
module andgate(a,b,z);
input a,b;
output z;
assign z = a\&b;
endmodule
Test bench code:
module tb_foutbit_syncdowncounter;
reg clk,in;
wire [3:0] count;
fourbit_syncdownc1(clk,in,count);
```

initial

begin

clk = 1'b0; in = 1'b0;

#20 in = 1'b1;

end

always


begin

#5 clk = ~clk;


end

endmodule


output:











					21.700	ns						
Name	Value	5 ns	10 ns	15 ns	20 ns	25 ns	30 ns	35 ns	40 ns	45 ns	50 ns	55 ns
¼ dk ¼ <mark>n</mark>	0											
The In	1											
■ 🦋 count[3:0]	0001	11	11	00	01	- 00	10	00	11	01	00	0101














## Conclusion:

Such that we can find the results of the codes with this software is very easy and fast and I came to know that sync 4 bit down counter Verilog code