DLD LAB WIN 2021

Experiment 6

Aim: To simulate logic gates 1. 1bit comparator

- 2. 2bit comparator
- 3. 4bit comparator
- 4. 6bit comparator

Tools used: vivado software

Truth tables:

а	b	a <b< th=""><th>a>b</th><th>a=b</th></b<>	a>b	a=b
0	0	0	0	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1

Α		В				
a1	α0	b1	b0	A <b< td=""><td>A>B</td><td>A=B</td></b<>	A>B	A=B
0	0	0	0	0	0	1
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	1	0
0	1	0	1	0	0	1
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	0
1	0	1	0	0	0	1
1	0	1	1	1	0	0
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	0	0	1

a3b3	a2b2	a1b1	a0b0	A <b< th=""><th>A>B</th><th>A=B</th></b<>	A>B	A=B
a3>b3	×	×	×	0	1	0
a3 <b3< td=""><td>×</td><td>×</td><td>×</td><td>1</td><td>0</td><td>0</td></b3<>	×	×	×	1	0	0
a3=b3	a2>b2	×	×	0	1	0
a3=b3	a2 <b2< td=""><td>×</td><td>×</td><td>1</td><td>0</td><td>0</td></b2<>	×	×	1	0	0
a3=b3	a2=b2	a1>b1	×	0	1	0
a3=b3	a2=b2	a1 <b1< td=""><td>×</td><td>1</td><td>0</td><td>0</td></b1<>	×	1	0	0
a3=b3	a2=b2	a1=b1	a0>b0	0	1	0
a3=b3	a2=b2	a1=b1	a0 <b0< td=""><td>1</td><td>0</td><td>0</td></b0<>	1	0	0
a3=b3	a2=b2	a1=b1	a0=b0	0	0	1

a5b5	a4b4	a3b3	a2b2	a1b1	a0b0	A <b< th=""><th>A>B</th><th>A=B</th></b<>	A>B	A=B
α5>b5	×	×	×	×	×	0	1	0
α5 <b5< td=""><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>1</td></b5<>	×	×	×	×	×	0	0	1
α5=b5	a4>b4	×	×	×	x	0	1	0
α5=b5	a4 <b4< td=""><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>1</td></b4<>	×	×	×	×	0	0	1
α5=b5	a4=b4	a3>b3	×	×	×	0	1	0
α5=b5	a4=b4	a3b3	a2b2	×	x	0	0	1
α5=b5	a4=b4	a3b3	a2b2	×	x	0	1	0
α5=b5	a4=b4	A3b3	a2b2	a1b1	×	0	0	1
α5=b5	a4=b4	a3b3	a2b2	a1b1	a0>b0	0	1	0
a5=b5	a4=b4	a3b3	a2b2	a1b1	a0 <b0< td=""><td>0</td><td>0</td><td>1</td></b0<>	0	0	1
a5=b5	a4=b4	a3b3	a2b2	a1b1	α0=b0	1	0	0

Codes:

1bit comparator:

```
module one bit(a,b,c,d,e);
input a,b;
output c,d,e;
xnorgate_dataflow a3(a,b,e);
andgate a2(a,(~b),d);
andgate al((~a),b,c);
endmodule
module andgate (x, y, z);
input x, y;
output z;
assign z = x & y;
endmodule
module xnorgate_dataflow(x, y, z);
input x, y;
output z;
assign z = \sim (x ^ y);
endmodule
```

Test bench code

```
module tb_onebit_comp;
reg a,b;
wire c,d,e;
one_bit zl(a,b,c,d,e);
initial
begin
a = 0; b = 0;
) #1 a = 0; b = 1;
! #1 a = 1; b = 0;
! #1 a = 1; b = 1;
end
lendmodule
;
```

```
23 module twobit comp(al,a0,bl,b0,b,c,d);
24 input al, a0, b1, b0;
25 output b,c,d;
26 wire x, y, z, x1, y1, z1, x2, y2;
27 andgate cl((~al),bl,x);
28 andgate1 c2((~a0),b1,b0,y);
29 andgate1 c3((~a1),(~a0),b0,z);
30 orgate c4(x,y,z,b);
31 andgate c5(a1, (~b1), x1);
32 andgate1 c6(a1, a0, (~b0), y1);
33 andgate1 c7(a0,(~b1),(~b0),z1);
34 orgate c8(x1,y1,z1,c);
35 xnorgate dataflow c9(a0,b0,x2);
36 xnorgate dataflow c10(a1,b1,y2);
37 andgate cll(x2, y2, d);
38 endmodule
39 module andgate(x,y,z);
40 input x, y;
41 output z;
42 assign z = x & y;
43 endmodule
44 module andgatel(x,y,q,z);
45 input x, y, q;
46 output z;
47 \text{ assign } z = x & y & q;
48 endmodule
49 module orgate (x1, y1, z1, b);
50 input x1, y1, z1;
51 output b;
52 assign b = x1 | y1 | z1;
53 endmodule
54 module xnorgate dataflow(x,y,z);
55 input x, y;
56 output z;
57 \text{ assign } z = \sim (x ^ y);
58 endmodule
```

Test bench code:

```
23 module tb_twobit_comp;
24 reg al, a0, b1, b0;
25 wire b, c, d;
26 twobit comp wl(al,a0,bl,b0,b,c,d);
27 initial
28 begin
29
      al = 1'b0; a0 = 1'b0; b1 = 1'b0; b0 = 1'b0;
30 #10 al = 1'b0; a0 = 1'b0; b1 = 1'b0; b0 = 1'b1;
31 #10 al = 1'b0; a0 = 1'b0; b1 = 1'b1; b0 = 1'b0;
32 #10 al = 1'b0; a0 = 1'b0; bl = 1'b1; b0 = 1'b1;
33 #10 al = 1'b0; a0 = 1'b1;b1 = 1'b0;b0 = 1'b0;
34 #10 al = 1'b0; a0 = 1'b1; b1 = 1'b0; b0 = 1'b1;
35 #10 al = 1'b0; a0 = 1'b1;b1 = 1'b1;b0 = 1'b0;
36 #10 al = 1'b0; a0 = 1'b1;b1 = 1'b1;b0 = 1'b1;
37 #10 al = 1'bl; a0 = 1'b0;bl = 1'b0;b0 = 1'b0;
38 #10 al = 1'b1; a0 = 1'b0; b1 = 1'b0; b0 = 1'b1;
39 #10 al = 1'b1; a0 = 1'b0; b1 = 1'b1; b0 = 1'b0;
40 #10 al = 1'bl; a0 = 1'b0;bl = 1'b1;b0 = 1'b1;
41 #10 al = 1'bl; a0 = 1'bl;bl = 1'b0;b0 = 1'b0;
42 #10 al = 1'b1; a0 = 1'b1; b1 = 1'b0; b0 = 1'b1;
43 #10 al = 1'bl; a0 = 1'bl;bl = 1'bl;b0 = 1'b0;
44 #10 al = 1'bl; a0 = 1'bl;bl = 1'bl;b0 = 1'bl;
45 end
46 endmodule
```

```
4bit comparator:
Code:
module
fourbit_comp(a0,a1,a2,a3,b0,b1,b2,b3,A_LT_B,A_GT_B,A_EQU_B);
input a0,a1,a2,a3,b0,b1,b2,b3;
output A_EQU_B,A_GT_B,A_LT_B;
wire x1, x2, x3, x4, y1, y2, y3, y4;
xnorgate r1(a3,b3,x1);
xnorgate r2(a2,b2,x2);
xnorgate r3(a1,b1,x3);
xnorgate r4(a0,b0,x4);
andgate i1(x1,x2,x5);
andgate i2(x3,x4,x6);
andgate i3(x5,x6,A_EQU_B);
and gate p1(a3,(\sim b3),y1);
and gate p2(a2,(\sim b2),y2);
and gate p3(a1,(\sim b1),y3);
and gate p4(a0,(\sim b0),y4);
andgate p5(x1,y2,y5);
andgate p6(x2,y3,y6);
and gate p7(x3,y4,y7);
orgate p8(y1,y5,y8);
```

```
orgate p9(y6,y7,y9);
orgate p10(y8,y9,A_GT_B);
andgate k1((\sim a3),b3,z1);
andgate k2((\sim a2),b2,z2);
andgate k3((\sim a1),b1,z3);
and gate k4((\sim a0),b0,z4);
andgate k5(x1,z2,z5);
andgate k6(x2,z3,z6);
andgate k7(x3,z4,z7);
orgate k9(z1,z5,z8);
orgate k10(z6,z7,z9);
orgate k12(z8,z9,A_LT_B);
endmodule
module orgate(x1,y1,b);
input x1,y1;
output b;
assign b = x1 | y1;
endmodule
module and gate(x,y,z);
input x,y;
output z;
assign z = x \& y;
```

endmodule module xnorgate(x,y,z); input x,y;

assign $z = \sim (x ^ y);$

endmodule

output z;

Test bench code:

```
23 module tb_fourbit_comp;
24 reg a0, a1, a2, a3, b0, b1, b2, b3;
25 wire A_LT_B, A_GT_B, A_EQU_B;
26 fourbit_comp sl(a0,a1,a2,a3,b0,b1,b2,b3,A_LT_B,A_GT_B,A_EQU_B);
27 initial
28 begin
      a3 = 1'b0; a2 = 1'b0; a1 = 1'b0; a0 = 1'b0; b3 = 1'b0; b2 = 1'b0; b1 = 1'b0; b0 = 1'b0;
30 #10 a3 = 1'b1;a2 = 1'b0;a1 = 1'b0; a0 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
31 #10 a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b0;b3 = 1'b1;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
32 \pm 10 a3 = 1'b0;a2 = 1'b1;a1 = 1'b0; a0 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
33 #10 a3 = 1'b0; a2 = 1'b0; a1 = 1'b0; a0 = 1'b0; b3 = 1'b0; b2 = 1'b1; b1 = 1'b0; b0 = 1'b0;
34 #10 a3 = 1'b0;a2 = 1'b0;a1 = 1'b1; a0 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
35 #10 a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b1;b0 = 1'b0;
36 #10 a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b1;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
37 #10 a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b1;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b1;
38 end
39 endmodule
40
```

```
6bit comparator:
module
sixbit_comp(a0,a1,a2,a3,a4,a5,b0,b1,b2,b3,b4,b5,A_EQU_B,A_GT_B,A
_LT_B);
input a0,a1,a2,a3,a4,a5,b0,b1,b2,b3,b4,b5;
output A_EQU_B,A_GT_B,A_LT_B;
wire
x1,x2,x3,x4,x5,x6,x7,x8,x9,y1,y2,y3,y4,y5,y6,y7,y8,y9,y10,y11,y12,y13,
y14,z1,z2,z3,z4,z5,z6,z7,z8,z9,z10;
xnorgate t1(a5,b5,x1);
xnorgate t2(a4,b4,x2);
xnorgate +3(a3,b3,x3);
xnorgate t4(a2,b2,x4);
xnorgate t5(a1,b1,x5);
xnorgate t6(a0,b0,x6);
andgate t7(x1,x2,x7);
andgate t8(x3,x4,x8);
andgate t9(x5,x6,x9);
andgate1 \pm 10(x7,x8,x9,A\_EQU\_B);
andgate t11(a5,(\sim b5),y1);
and gate \pm 12(a4,(\sim b4),y2);
andgate t13(a3,(~b3),y3);
```

```
andgate t14(a2,(~b2),y4);
and gate +15(a1,(~b1),y5);
and gate + 16(a0, (~b0), y6);
and gate \pm 17(x1,y2,y7);
and gate \pm 18(\times 2, y3, y8);
andgate t19(x3,y4,y9);
and gate +20(x4, y5, y10);
and gate +21(x5,y6,y11);
orgate t22(y1,y7,y12);
orgate t23(y8,y9,y13);
orgate t24(y10,y11,y14);
orgate1 t25(y12,y13,y14,A_GT_B);
and gate + 26((\sim a5), b5, z1);
andgate t27((\sim a4),b4,z2);
and qate + 28((-a3), b3, z3);
andgate t29((~a2),b2,z4);
andgate +30((\sim a1),b1,z5);
andgate +31((\sim a0),b0,z6);
andgate +32(x1,z2,z7);
andgate +33(x2,z3,z8);
and gate +34(x3,z4,z9);
andgate +35(x4,z5,z10);
```


```
andgate +36(x5,z6,z11);
orgate t37(z1,z7,z12);
orgate t38(z8,z9,z13);
orgate t39(z10,z11,z14);
orgate1 t40(z12,z13,z14,A_LT_B);
endmodule
module \timesnorgate(x,y,z);
input x,y;
output z;
assign z = \sim (x ^ y);
endmodule
module and gate(x,y,z);
input x,y;
output z;
assign z = x \& y;
endmodule
module andgate1(x,y,z,m);
input x,y,z;
output m;
assign m = x \& y \& z;
endmodule
module orgate(x1,y1,b);
```

```
input x1,y1;
output b;
assign b = x1 | y1;
endmodule
module orgate1(x1,y1,z1,b);
input x1,y1,z1;
output b;
assign b = x1 | y1 | z1;
Endmodule
```


Test bench code:


```
24 reg a0,a1,a2,a3,a4,a5,b0,b1,b2,b3,b4,b5;
25 wire A_EQU_B,A_GT_B,A_LT_B;
26 sixbit_comp g12(a0,a1,a2,a3,a4,a5,b0,b1,b2,b3,b4,b5,A_EQU_B,A_GT_B,A_LT_B);
27 initial
28 begin
29    a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b0;b5 = 1'b0;b4 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
30 $\ddot{10}$ a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0; a0 = 1'b0;b5 = 1'b0;b4 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
31 $\ddot{10}$ a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0;a1 = 1'b0;b5 = 1'b0;b4 = 1'b0;b3 = 1'b0;b2 = 1'b0;b1 = 1'b1;b0 = 1'b0;
32 $\ddot{10}$ a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0;a0 = 1'b0;b5 = 1'b0;b4 = 1'b1;b3 = 1'b1;b2 = 1'b1;b1 = 1'b1;b0 = 1'b1;
33 $\ddot{10}$ a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0;a0 = 1'b0;b5 = 1'b1;b4 = 1'b1;b3 = 1'b1;b2 = 1'b1;b1 = 1'b1;b0 = 1'b1;
33 $\ddot{10}$ a5 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0;a0 = 1'b0;b5 = 1'b0;b4 = 1'b1;b3 = 1'b1;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
34 $\dot{10}$ a6 = 1'b0;a4 = 1'b0;a3 = 1'b0;a2 = 1'b0;a1 = 1'b0;a0 = 1'b0;b5 = 1'b0;b4 = 1'b1;b3 = 1'b0;b2 = 1'b0;b1 = 1'b0;b0 = 1'b0;
35 end
36 endmodule
```


Results:













































































































Conclusion:

I have got full knowledge about comparators and how to draw it Now I can draw any type of comparator