## DLD

## LAB REPORT

### **EXPERIMENT 11**

Aim: To simulate the logic gates of 8bit shift registers

Tools used: vivado software

Truth table:

## Ring counter(4bit):


M	Clk	Q3	Q2	Q1	Q0
$\neg$	X	0	0	0	1
1	$\downarrow$	0	0	1	0
1	$\downarrow$	0	1	0	0
1	$\downarrow$	1	0	0	0
1	$\downarrow$	0	0	0	1
1	1	0	0	1	0

# Johnson counter(4bit):


$\mathbf{M}$	Clk	Q3	Q2	Q1	Q0
$\neg$	X	0	0	0	0
1	$\downarrow$	0	0	0	1
1	$\downarrow$	0	0	1	1
1	$\downarrow$	0	1	1	1
1	$\downarrow$	1	1	1	1
1	$\downarrow$	1	1	1	0
1	$\downarrow$	1	1	0	0
1	$\downarrow$	1	0	0	0

## Diagrams:

# Ring counter:



### Johnson counter:



#### Codes:

## Ring counter:

```
3 module ring_counter(clock,reset,count_out);
input clock;
5 input reset;
5 output [3:0] count out;
7 reg [3:0] count_temp;
always@(negedge(clock),posedge(reset))
begin
) if (reset == 1'b1)
l begin
2 count_temp = 4'b0001;
3 end
lelse if(clock == 1'bl)
5 count_temp = {count_temp[2:0],count_temp[3]};
end
9 assign count_out = count_temp;
endmodule (
```

#### Testbench code:

```
3 module tb_ring;
4 reg clock;
5 reg reset;
6 wire [3:0]count_out;
7 ring_counter e3(clock,reset,count_out);
8 initial clock = 0;
9 always #10 clock = ~clock;
0 initial begin
1 reset = 1;
2 #50
3 reset = 0;
4 end
5 endmodule
```

#### Johnson counter:

```
23 module johnson_counter(clk,reset,Q);
24 input clk, reset;
25 output [3:0] Q;
26 wire d0, d1, d2, d3;
 27 not n1(d0,Q[3]);
28 buf bl(dl,Q[0]);
29 buf bl1(d2,Q[1]);
30 buf b12(d3,Q[2]);
 31 dff A(clk, reset, d0, Q[0]);
 32 dff B(clk, reset, dl, Q[1]);
33 dff C(clk, reset, d2, Q[2]);
34 dff D(clk, reset, d3, Q[3]);
 35 endmodule
36 module dff(clk,clr,D,Q);
37 input clk, clr, D;
 38 output reg Q;
 39 always@(negedge clk,posedge clr)
40 begin
41 if (clr)
 42 Q<=0;
43 else
44 Q<=D;
45 end
46 endmodule
```

#### Testbench code:

```
23 module tb_johnson_counter;
24 reg clk;
25 reg reset;
26 wire [3:0]Q;
27 johnson_counter_15 e3(clk,reset,Q);
28 initial clk = 0;
29 always #10 clk = ~clk;
30 initial begin
31 reset = 1;
32 #50
33 reset = 0;
34 end
35 endmodule
36
```

### Results:


# Ring counter 4 bit:














### Johnson counter 4bit:
















### Conclusion:

Now im able to design the logic and the timing diagrams and codes for ring and Jonhson counters (4-bit)