Peripheral Devices:

The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides an efficient mode of communication between the central system and the outside environment

The most common input output devices are:

- i) Monitor
- ii) Keyboard
- iii) Mouse
- iv) Printer
- v) Magnetic tapes and disks

The devices that are under the direct control of the computer are said to be connected online.

- i) <u>Monitor</u>: Video monitors are the most commonly used peripherals. They consist of a keyboard as the input device and a display unit as the output device. There are different types of monitors, but the most popular use a Cathode Ray Tube (CRT). The CRT contains an electronic gun that sends an electronic beam to a phosphorescent screen in front of the tube. The beam can deflect horizontally and vertically.
- ii) <u>Keyboard</u>: A computer keyboard is a typewriter-style device which uses an arrangement of buttons or keys to act as mechanical levers or electronic switches. While most keyboard keys produce letters, numbers or signs (characters), other keys or simultaneous key presses can produce actions or execute computer commands.
- iii) <u>Mouse</u>: A computer mouse is a hand-held pointing device that detects two dimensional motions relative to a surface. This motion is typically translated into the motion of a pointer on a display, which allows a smooth control of the graphical user interface.
- iv) <u>Printer</u>: Printers provide a permanent record on paper of computer output data or text. There are three basic types of character printers: **daisywheel**, **dot matrix**, **and laser printers**. The **daisywheel** printer contains a wheel with the characters placed along the circumference. To print a character, the wheel rotates to the proper position and an energized magnet then presses the letter against the ribbon. The **dot matrix** printer contains a set of dots along the printing mechanism. For example, a 5×7 dot matrix printer that prints 80 characters per line has seven horizontal lines, each consisting of $5 \times 80 = 400$ dots. Each dot can be printed or not, depending on the specific characters that are printed on the line. The **laser printer** uses a rotating photographic drum that is used to imprint the character images. The pattern is then transferred onto paper in the same manner as a copying machine.
- v) <u>Magnetic tapes and disks</u>: **Magnetic tapes** are used mostly for storing files of data: for example, a company's payroll record. Access is sequential and consists of records that can be accessed one after another as the tape moves along a stationary read-write mechanism. It is one of the cheapest and slowest methods for storage and has the advantage that tapes can be removed when not in use. **Magnetic disks** have high-speed rotational surfaces coated with magnetic material. Access is achieved by moving a read-write mechanism to a track in the magnetized surface. Disks are used mostly for bulk storage of programs and data.

ASCII Alphanumeric Characters

Input and output devices that communicate with people and the computer are usually involved in the transfer of alphanumeric information to and from the device and the computer. The standard binary code for the alphanumeric characters is **ASCII** (American Standard Code for Information Interchange). It uses seven bits to code 128 characters. The seven bits of the code are designated by b1 through b7, with b, being the most significant bit. The letter A, for example, is represented in ASCII as 1000001 (column 100, row 0001). The ASCII code contains 94 characters that can be printed and 34 nonprinting characters used for various control functions. The printing characters consist of the 26 uppercase letters A through Z, the 26 lowercase letters, the 10 numerals 0 through 9, and 32 special printable characters such as %, *, and \$.

NUL Null SO RS S S S S S S S S		$b_7 b_6 b_5$							
0001 SOH DC1 ! 1 A Q a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$b_4b_3b_2b_1$	000	001	010	011	100	101	110	111
0010 STX DC2 " 2 B R b p 0011 ETX DC3 # 3 C S c s 0100 EOT DC4 \$ 4 D T d d 0101 ENQ NAK % 5 E U e d <td< td=""><td>0000</td><td>NUL</td><td>DLE</td><td>SP</td><td>0</td><td>@</td><td>P</td><td></td><td>p</td></td<>	0000	NUL	DLE	SP	0	@	P		p
O011 ETX DC3 # 3 C S c s	0001	SOH	DC1	!		Α	Q	a	q
0100 EOT DC4 \$ 4 D T d d d d d d d d d d d d d d d d d d	0010	STX	DC2	"				b	r
0101 ENQ NAK % 5 E U e n 0110 ACK SYN & 6 F V f n	0011	ETX	DC3		3	C		С	S
0110 ACK SYN & 6 F V f v 1 0111 BEL ETB ' 7 G W g v 1 0111 N N N N N N N 1	0100	EOT	DC4	\$	_	D	T	d	t
0111 BEL ETB ' 7 G W g 1000 BS CAN (8 H X h 1001 HT EM) 9 I Y i 1010 LF SUB * : J Z j 1011 VT ESC + ; K [k 1100 FF FS , < L \ l 1101 CR GS - = M] m 1110 SO RS . > N ↑ n 1111 SI US / ? O — o Control characters NUL Null DLE Data link escape SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab ETB End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	0101	ENQ	NAK	%	5	E	U	e	u
1000 BS CAN (8 H X h 1 1001 HT EM) 9 I Y i 1 1010 LF SUB * : J Z j 2 1011 VT ESC + ; K [k 1 1100 FF FS , < L \ l l 1101 CR GS - = M] m 1 1110 SO RS . > N \ n 1 1111 SI US / ? O — o 1 Control characters NUL Null DLE Data link escape SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	0110	ACK	SYN	&	6	F	V	f	v
1001 HT EM) 9 I Y i 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0111	BEL	ETB	,	7	G	W	g	w
1001 HT EM) 9 I Y i 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1000	BS	CAN	(8	H	X	_	x
1010 LF SUB * : J Z j 2 1011 VT ESC + ; K [k 1100 FF FS , < L \	1001	HT	EM		9	I	Y	i	y
1011 VT ESC + ; K [k 1100 FF FS , < L \ \ 1 1 1101 CR GS - = M] m 1110 SO RS . > N	1010	LF	SUB	*	:	J	Z	j	z
1100 FF FS , < L \ \ I \ I \ I I I I I I I I I I I I I	1011	VT	ESC	+	;	K	1	•	{
1101 CR GS - = M] m] 1110 SO RS . > N ∧ n 1111 SI US / ? O — o] Control characters NUL Null DLE Data link escape SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	1100	FF	FS	,		L	-	1	Ì
1110 SO RS . > N	1101	CR	GS	_	=	M	1	m	}
NUL Null DLE Data link escape SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	1110	SO	RS		>	N	-	n	~
NUL Null DLE Data link escape SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	1111	SI	US	1	?	0	_	0	DEL
SOH Start of heading DC1 Device control 1 STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	Control	characters							
STX Start of text DC2 Device control 2 ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	NUL			DLE	Data lii	nk escape	e		
ETX End of text DC3 Device control 3 EOT End of transmission DC4 Device control 4 ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator						_,			
EOT End of transmission ENQ Enquiry NAK Negative acknowledge ACK Acknowledge BEL Bell BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed VT Vertical tab ESC Escape FF Form feed CR Carriage return GS Group separator	0.210 02 0.000								
ENQ Enquiry NAK Negative acknowledge ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator									
ACK Acknowledge SYN Synchronous idle BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator									
BEL Bell ETB End of transmission block BS Backspace CAN Cancel HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator					-				
HT Horizontal tab EM End of medium LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	BEL Bell				End of transmission block				
LF Line feed SUB Substitute VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator	•								
VT Vertical tab ESC Escape FF Form feed FS File separator CR Carriage return GS Group separator									
FF Form feed FS File separator CR Carriage return GS Group separator									
CR Carriage return GS Group separator									
	2			RS	Record separator				
SI Shift in US Unit separator SP Space DEL Delete	SI Shift in SP Space				Unit separator Delete				

Input - Output Interface

- Input Output Interface provides a method for transferring information between internal storage and external I/O devices.
- Peripherals connected to a computer need special communication links for interfacing them with the central processing unit.
- The purpose of communication link is to resolve the differences that exist between the central computer and each peripheral.

The Major Differences are:-

- 1. Peripherals are electromechanical and electromagnetic devices and CPU and memory are electronic devices. Therefore, a conversion of signal values may be needed.
- 2. The data transfer rate of peripherals is usually slower than the transfer rate of CPU and consequently, a synchronization mechanism may be needed.
- 3. Data codes and formats in the peripherals differ from the word format in the CPU and memory.
- 4. The operating modes of peripherals are different from each other and must be controlled so as not to disturb the operation of other peripherals connected to the CPU.

To resolve these differences, computer systems include special hardware components between the CPU and Peripherals to supervises and synchronizes all input and out transfers.

→ These components are called Interface Units because they interface between the processor bus and the peripheral devices.

I/O BUS and Interface Module

- It defines the typical link between the processor and several peripherals.
- The I/O Bus consists of data lines, address lines and control lines.
- ➤ The I/O bus from the processor is attached to all peripherals interface.
- ➤ To communicate with a particular device, the processor places a device address on address lines.
- Each Interface decodes the address and control received from the I/O bus, interprets them for peripherals and provides signals for the peripheral controller.
- ➤ It is also synchronizes the data flow and supervises the transfer between peripheral and processor.
- > Each peripheral has its own controller.
- For example, the printer controller controls the paper motion, the print timing.
- The control lines are referred as I/O command. The commands are as following:


<u>Control command</u>- A control command is issued to activate the peripheral and to inform it what to do.

<u>Status command</u>- A status command is used to test various status conditions in the interface and the peripheral.

<u>Data Output command</u>- A data output command causes the interface to respond by transferring data from the bus into one of its registers.

<u>Data Input command</u>- The data input command is the opposite of the data output.

In this case the interface receives on item of data from the peripheral and places it in its buffer register. I/O Versus Memory Bus




Connection of I/O bus to input-output devices

To communicate with I/O, the processor must communicate with the memory unit. Like the I/O bus, the memory bus contains data, address and read/write control lines. There are 3 ways that computer buses can be used to communicate with memory and I/O:

- i. Use two Separate buses, one for memory and other for I/O.
- ii. Use one common bus for both memory and I/O but separate control lines for each.
- iii. Use one common bus for memory and I/O with common control lines.

I/O Processor

In the first method, the computer has independent sets of data, address and control buses one for accessing memory and other for I/O. This is done in computers that provide a separate I/O processor (IOP). The purpose of IOP is to provide an independent pathway for the transfer of information between external device and internal memory.



The interface registers communicate with the CPU through the bidirectional data bus. The address bus selects the interface unit through the chip select and the two register select inputs. This circuit enables the chip select (CS) input when the interface is selected by the address bus. The two register select inputs RS1 and RS0 are usually connected to the two least significant lines of the address bus. These two inputs Strobe handshaking timing diagram select one of the four registers in the interface as specified in the table accompanying

the diagram. The content of the selected register is transfer into the CPU via the data bus when the I/O read signal is enabled. The CPU transfers binary information into the selected register via the data bus when the I/O write input is enabled.

Asynchronous data transfer:

Asynchronous data transfer between two independent units requires that control signals be transmitted between the communicating units to indicate the time at which data is being transmitted.

- One way of achieving this is by means of a strobe pulse supplied by one of the units to indicate to the other unit when the transfer has to occur.
- Another method commonly used is to accompany each data item being transferred
 with a control signal that indicates the presence of data in the bus. The unit receiving
 the data item responds with another control signal to acknowledge receipt of the data.
 This type of agreement between two independent units is referred to as handshaking.

a) Strobe Control:




Fig.1: Source Initiated strobe for data transfer

Fig.2: Destination Initiated strobe for data transfer

The strobe control method of asynchronous data transfer employs a single control line to time each transfer. The strobe may be activated by either the source or the destination unit. The data bus carries the binary information from source unit to the destination unit. Typically, the bus has multiple lines to transfer an entire byte or word. The strobe is a single line that informs the destination unit when a valid data word is available in the bus.

The data bus carries the binary information from source unit to the destination unit. Typically, the bus has multiple lines to transfer an entire byte or word. The strobe is a single line that informs the destination unit when a valid data word is available in the bus.

The disadvantage of the strobe method is that the source unit that initiates the transfer has no way of knowing whether the destination unit has actually received the data item that was placed in the bus. Similarly, a destination unit that initiates the transfer has no way of knowing whether the source unit has actually placed the data on the bus.

b) Handshaking:

The handshake method solves this problem by introducing a second control signal that provides a reply to the unit that initiates the transfer. The basic principle of the two-wire handshaking method of data transfer is as follows. One control line is in the same direction as the data flow in the bus from the source to the destination. It is used by the source unit to inform the destination unit whether there are valid data in the bus. The other control line is in the other direction from the destination to the source. It is used by the destination unit to

inform the source whether it can accept data. The sequence of control during the transfer depends on the unit that initiates the transfer.




Figure: Source-initiated transfer using handshaking.




Figure: Destination-initiated transfer using handshaking.

The handshaking scheme provides a high degree of flexibility and reliability because the successful completion of a data transfer relies on active participation by both units. If one unit is faulty, the data transfer will not be completed. Such an error can be detected by means of a timeout mechanism, which produces an alarm if the data transfer is not completed within a predetermined time. The timeout is implemented by means of an internal clock that starts counting time when the unit enables one of its handshaking control signals. If the return handshake signal does not respond within a given time period, the unit assumes that an error has occurred. The timeout signal can be used to interrupt the processor and hence execute a service routine that takes appropriate error recovery action.


Modes of Transfer:

Binary information received from an external device is usually stored in memory for later processing. Information transferred from the central computer into an external device originates in the memory unit. The CPU merely executes the I/O instructions and may accept the data temporarily, but the ultimate source or destination is the memory unit. Data transfer between the central computer and I/O devices may be handled in a variety of modes. Some modes use the CPU as an intermediate path; others transfer the data directly to and from the memory unit. Data transfer to and from peripherals may be handled in one of three possible modes:

- 1.Programmed I/O
- 2.Interrupt-initiated I/O
- 3. Direct memory access (DMA)

1. Programmed I/O:

- Programmed I/O instructions are the result of I/O instructions written in computer program. Each data item transfer is initiated by the instruction in the program.
- Usually the program controls data transfer to and from CPU and peripheral. Transferring data under programmed I/O requires constant monitoring of the peripherals by the CPU.




It is assumed that the device is sending a sequence of bytes that must be stored in memory. The transfer of each byte requires three instructions:

- 1.Read the status register.
- 2. Check the status of the flag bit and branch to step 1 if not set or to step 3 if set.
- 3.Read the data register.

Each byte is read into a CPU register and then transferred to memory with a store instruction. A common I/O programming task is to transfer a block of words from an I/O device and store them in a memory buffer. A program that stores input characters in a memory buffer using the instructions.

The programmed VO method is particularly useful in small low-speed computers or in systems that are dedicated to monitor a device continuously. The difference in information transfer rate between the CPU and the I/O device makes this type of transfer inefficient.



2. Interrupted Initiated I/O:

In the programmed I/O method the CPU stays in the program loop until the I/O unit indicates that it is ready for data transfer. This is time consuming process because it keeps the processor busy needlessly.

This problem can be overcome by using **interrupt initiated I/O**. In this when the interface determines that the peripheral is ready for data transfer, it generates an interrupt. After receiving the interrupt signal, the CPU stops the task which it is processing and service the I/O transfer and then returns back to its previous processing task.

Priority Interrupt

A priority interrupt is a system which decides the priority at which various devices, which generates the interrupt signal at the same time, will be serviced by the CPU. The system has authority to decide which conditions are allowed to interrupt the CPU, while some other interrupt is being serviced. Generally, devices with high speed transfer such as *magnetic disks* are given high priority and slow devices such as *keyboards* are given low priority.

When two or more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.

Types of Interrupts:

Following are some different types of interrupts:

Hardware Interrupts

- When the signal for the processor is from an external device or hardware then this interrupts is known as **hardware interrupt**.
- Let us consider an example: when we press any key on our keyboard to do some action, then this pressing of the key will generate an interrupt signal for the processor to perform certain action. Such an interrupt can be of two types:

- **Maskable Interrupt**-The hardware interrupts which can be delayed when a much high priority interrupt has occurred at the same time.
- **Non Maskable Interrupt-**The hardware interrupts which cannot be delayed and should be processed by the processor immediately.

Software Interrupts

- The interrupt that is caused by any internal system of the computer system is known as a **software interrupt**. It can also be of two types:
- **Normal Interrupt**-The interrupts that are caused by software instructions are called **normal software interrupts**.
- **Exception-**Unplanned interrupts which are produced during the execution of some program are called **exceptions**, such as division by zero.


Daisy Chaining Priority

This way of deciding the interrupt priority consists of serial connection of all the devices which generates an interrupt signal. The device with the highest priority is placed at the first position followed by lower priority devices and the device which has lowest priority among all is placed at the last in the chain.

In daisy chaining system all the devices are connected in a serial form. The interrupt line request is common to all devices. If any device has interrupt signal in low level state then interrupt line goes to low level state and enables the interrupt input in the CPU. When there is no interrupt the interrupt line stays in high level state. The CPU respond to the interrupt by enabling the interrupt acknowledge line. This signal is received by the device 1 at its PI input.

The acknowledge signal passes to next device through PO output only if device 1 is not requesting an interrupt.

The following figure shows the block diagram for daisy chaining priority system.




3. Direct Memory Access (DMA):

The transfer of data between a fast storage device such as magnetic disk and memory is often limited by the speed of the CPU. Removing the CPU from the path and letting the peripheral device manage the memory buses directly would improve the speed of transfer. This technique is known as **DMA**.

In this, the interface transfer data to and from the memory through memory bus. A DMA controller manages to transfer data between peripherals and memory unit.

Many hardware systems use DMA such as disk drive controllers, graphic cards, network cards and sound cards etc. It is also used for intra chip data transfer in multicore processors. In DMA, CPU would initiate the transfer, do other operations while the transfer is in progress and receive an interrupt from the DMA controller when the transfer has been completed.



I/O Processor:

An input-output processor (IOP) is a processor with direct memory access capability. In this, the computer system is divided into a memory unit and number of processors.


Each IOP controls and manage the input-output tasks. The IOP is similar to CPU except that it handles only the details of I/O processing. The IOP can fetch and execute its own instructions. These IOP instructions are designed to manage I/O transfers only.

Block Diagram Of I/O Processor

Below is a block diagram of a computer along with various I/O Processors. The memory unit occupies the central position and can communicate with each processor.

The CPU processes the data required for solving the computational tasks. The IOP provides a path for transfer of data between peripherals and memory. The CPU assigns the task of initiating the I/O program.

The IOP operates independent from CPU and transfer data between peripherals and memory.



The communication between the IOP and the devices is similar to the program control method of transfer. And the communication with the memory is similar to the direct memory access method.

In large scale computers, each processor is independent of other processors and any processor can initiate the operation.

The CPU can act as master and the IOP act as slave processor. The CPU assigns the task of initiating operations but it is the IOP, who executes the instructions, and not the CPU. CPU instructions provide operations to start an I/O transfer. The IOP asks for CPU through interrupt.

Instructions that are read from memory by an IOP are also called *commands* to distinguish them from instructions that are read by CPU. Commands are prepared by programmers and are stored in memory. Command words make the program for IOP. CPU informs the IOP where to find the commands in memory.

Serial Communication:

A data communication processor is an I/O processor that distributes and collects data from numerous remote terminals connected through telephone and other communication lines to the computer. It is a specialized I/O processor designed to communicate with data communication networks.

Such a communication network consists of variety of devices such as printers, display devices, digital sensors etc. serving many users at once. The data communication processor communicates with each terminal through a single pair of wire. It also communicates with CPU and memory in the same manner as any I/O processor does.

Modem:

In a Data Communication Network, the remote terminals are connected to the data communication processor through telephone lines or other wires. Such telephone lines are specially designed for voice communication and computers use them to communicate in digital signals, therefore some conversion is required. These conversions are called modem (modulator-demodulator).


A modem converts digital signal into audio tones to be transmitted over telephone lines and also converts audio tones into digital signal for machine use.

Modes Of Transmission

Data can be transmitted between 2 points by three different modes:


Simplex

A simplex line carries information in one direction only. In this mode receiver cannot communicate with the sender to indicate the occurrence of errors that means only sender can send data but receiver cannot. **For example:** Radio and Television Broadcasting.




Half Duplex

In half duplex mode, system is capable of transmitting data in both directions but data can be transmitted in one direction only at a time. A pair of wires is needed for this mode. **For example:** Walkie - Talkie.



Full Duplex

In this mode data can be send and received in both directions simultaneously. In this four wire link is used. **For example:** Video Calling, Audio calling etc.



Protocols:

The communication lines, modems and other devices used in any transmission are collectively called a **Data Link**. The orderly transmission of data in a data link can be accomplished by a protocol.

A **Protocol** is a set of rules that are followed by interconnecting devices to ensure that all data is passed correctly without any error.

Types of Protocols

There are two types of protocols:

Character Oriented Protocol

It is based on the binary code of character set. The code is mostly used in **ASCII**. It includes upper case and lower case letters, numerals and variety of special symbols. The characters that control the transmission is called **communication control characters**.

Bit Oriented Protocol

It does not use characters in its control field and is independent of any code. It allows the transmission of serial bit stream of any length without the implication of character boundaries.