

Intel® Advanced Vector Extensions 10.2

Architecture Specification

June, 2025 Revision 5.0

Document Number: 361050-005US

Notices & Disclaimers

This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

All product plans and roadmaps are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that a) you may publish an unmodified copy and b) code identified as Sample Code in this document is licensed subject to the Zero-Clause BSD open source license (OBSD), https://opensource.org/licenses/OBSD. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Contents

1		CHANGES		12
2		CPUID		16
3	3.1	3.1.1 3.1.2 3.1.3 3.1.4	® AVX10 INTRODUCTION	18 18 21 22 23 23
4	4.1 4.2		TION CLASS INSTRUCTION SUMMARY PTION CLASS SUMMARY EXCEPTION CLASS E10NF EXCEPTION CLASS E2 EXCEPTION CLASS E3 EXCEPTION CLASS E3NF EXCEPTION CLASS E4 EXCEPTION CLASS E4NF EXCEPTION CLASS E9NF	32 34 36 38 40 42
5	5.1 5.2 5.3	Intel® A	NCTIONS AVX10.2 FP16 and FP8 Helper Function Pseudocode	54
6		INSTRUCTI	ON TABLE	80
7	7.1	VADDE 7.1.1 7.1.2 7.1.3 7.1.4	(10.2 BF16 INSTRUCTIONS BF16	89 89 89

7.2	VCMP	BF16	. 91
	7.2.1	INSTRUCTION OPERAND ENCODING	
	7.2.2	DESCRIPTION	. 91
	7.2.3	OPERATION	. 92
	7.2.4	EXCEPTIONS	. 93
7.3	VCOM	IISBF16	. 94
	7.3.1	INSTRUCTION OPERAND ENCODING	. 94
	7.3.2	DESCRIPTION	. 94
	7.3.3	OPERATION	. 95
	7.3.4	EXCEPTIONS	. 95
7.4	VDIVB	BF16	. 96
	7.4.1	INSTRUCTION OPERAND ENCODING	. 96
	7.4.2	DESCRIPTION	. 96
	7.4.3	OPERATION	. 96
	7.4.4	EXCEPTIONS	. 97
7.5	VF[,N]	M[ADD,SUB][132,213,231]BF16	. 98
	7.5.1	INSTRUCTION OPERAND ENCODING	. 100
	7.5.2	DESCRIPTION	. 100
	7.5.3	OPERATION	. 101
	7.5.4	EXCEPTIONS	. 102
7.6	VFPCL	_ASSBF16	
	7.6.1	INSTRUCTION OPERAND ENCODING	. 105
	7.6.2	DESCRIPTION	. 105
	7.6.3	OPERATION	. 106
	7.6.4	EXCEPTIONS	. 107
7.7	VGETE	EXPBF16	
	7.7.1	INSTRUCTION OPERAND ENCODING	
	7.7.2	DESCRIPTION	
	7.7.3	OPERATION	
	7.7.4	EXCEPTIONS	
7.8		MANTBF16	
	7.8.1	INSTRUCTION OPERAND ENCODING	
	7.8.2	DESCRIPTION	
	7.8.3	OPERATION	
	7.8.4	EXCEPTIONS	
7.9	VMAX		
	7.9.1	INSTRUCTION OPERAND ENCODING	
	7.9.2	DESCRIPTION	
	7.9.3	OPERATION	
7 10	7.9.4	EXCEPTIONS	
7.10		BF16	
	7.10.1	INSTRUCTION OPERAND ENCODING	
	7.10.2	DESCRIPTION	
	7.10.3	OPERATION	
711	7.10.4	EXCEPTIONS	
7.11	_	BF16	
	7.11.1		
	7.11.2	DESCRIPTION	. 118

		7.11.3	OPERATION	118
		7.11.4	EXCEPTIONS	119
	7.12	VRCPE	BF16	120
		7.12.1	INSTRUCTION OPERAND ENCODING	120
		7.12.2	DESCRIPTION	
		7.12.3	OPERATION	
		7.12.4	EXCEPTIONS	
	7.13	VREDU	JCEBF16	
		7.13.1	INSTRUCTION OPERAND ENCODING	
		7.13.2	DESCRIPTION	
		7.13.3	OPERATION	
		7.13.4	EXCEPTIONS	
	7.14		SCALEBF16	
		7.14.1	INSTRUCTION OPERAND ENCODING	
		7.14.2	DESCRIPTION	
		7.14.3	OPERATION	
	745	7.14.4	EXCEPTIONS	
	7.15		RTBF16	
		7.15.1 7.15.2	INSTRUCTION OPERAND ENCODING	
		, 	DESCRIPTION	
		7.15.3 7.15.4	OPERATION	
	7.16	_	EXCEPTIONS	
	7.10	7.16.1	INSTRUCTION OPERAND ENCODING	
		7.16.1	DESCRIPTION	
		7.16.2	OPERATION	
		7.16.3	EXCEPTIONS	
	7.17		TBF16	
	7.17	7.17.1	INSTRUCTION OPERAND ENCODING	
		7.17.1	DESCRIPTION	
		7.17.3	OPERATION	
		7.17.4	EXCEPTIONS	
	7.18		BF16	
		7.18.1	INSTRUCTION OPERAND ENCODING	
		7.18.2	DESCRIPTION	
		7.18.3	OPERATION	
		7.18.4	EXCEPTIONS	
8			(10.2 COMPARE SCALAR FP WITH ENHANCED EFLAGS INSTRUCTIONS	134
	8.1		XSD	
		8.1.1	INSTRUCTION OPERAND ENCODING	
		8.1.2	DESCRIPTION	
		8.1.3	OPERATION	
		8.1.4	SIMD FLOATING-POINT EXCEPTIONS	
		8.1.5	EXCEPTIONS	
	8.2		XSH	
		8.2.1	INSTRUCTION OPERAND ENCODING	
		222	DESCRIPTION	127

		8.2.3	OPERATION	. 138
		8.2.4	SIMD FLOATING-POINT EXCEPTIONS	. 138
		8.2.5	EXCEPTIONS	. 138
	8.3	VCON	1XSS	
		8.3.1	INSTRUCTION OPERAND ENCODING	. 139
		8.3.2	DESCRIPTION	. 139
		8.3.3	OPERATION	
		8.3.4	SIMD FLOATING-POINT EXCEPTIONS	. 140
		8.3.5	EXCEPTIONS	. 140
	8.4	VUCC	DMXSD	. 141
		8.4.1	INSTRUCTION OPERAND ENCODING	. 141
		8.4.2	DESCRIPTION	. 141
		8.4.3	OPERATION	. 142
		8.4.4	SIMD FLOATING-POINT EXCEPTIONS	. 142
		8.4.5	EXCEPTIONS	. 142
	8.5	VUCC)MXSH	. 143
		8.5.1	INSTRUCTION OPERAND ENCODING	. 143
		8.5.2	DESCRIPTION	. 143
		8.5.3	OPERATION	. 144
		8.5.4	SIMD FLOATING-POINT EXCEPTIONS	. 144
		8.5.5	EXCEPTIONS	
	8.6	VUCC	MXSS	
		8.6.1	INSTRUCTION OPERAND ENCODING	
		8.6.2	DESCRIPTION	
		8.6.3	OPERATION	
		8.6.4	SIMD FLOATING-POINT EXCEPTIONS	
		8.6.5	EXCEPTIONS	. 146
9		INITEL® AV	V40.2 CONVERT INCTRUCTIONS	4.47
9	9.1		X10.2 CONVERT INSTRUCTIONS [,2]PH2[B,H]F8[,S]	147
	9.1	9.1.1	INSTRUCTION OPERAND ENCODING	
		9.1.1	DESCRIPTION	
		9.1.2	OPERATION	
		9.1.3	SIMD FLOATING-POINT EXCEPTIONS	
		9.1.4	EXCEPTIONS	
	9.2		2PS2PHX	_
	9.2	9.2.1	INSTRUCTION OPERAND ENCODING	
		9.2.1		
		9.2.3	OPERATION	
		9.2.4	SIMD FLOATING-POINT EXCEPTIONS	
		9.2.5	EXCEPTIONS	
	9.3		BIASPH2[B,H]F8[,S]	
	5.5	9.3.1	INSTRUCTION OPERAND ENCODING	
		9.3.2	DESCRIPTION	
		9.3.3	OPERATION	
		9.3.4	SIMD FLOATING-POINT EXCEPTIONS	
		9.3.5	EXCEPTIONS	
	94	VCVT		160

	9.4.1	INSTRUCTION OPERAND ENCODING	160
	9.4.2	DESCRIPTION	
	9.4.3	OPERATION	
	9.4.4	SIMD FLOATING-POINT EXCEPTIONS	
	9.4.5	EXCEPTIONS	
	9.4.5	LACE HONS	101
10	INTEL® AVX	(10.2 INTEGER AND FP16 VNNI, MEDIA NEW INSTRUCTIONS	162
10.1		· · · · · · · · · · · · · · · · · · ·	163
	10.1.1	INSTRUCTION OPERAND ENCODING	
	10.1.2	DESCRIPTION	
	10.1.3	OPERATION	
	10.1.4	EXCEPTIONS	
10.2	-	ADBW	
	10.2.1	INSTRUCTION OPERAND ENCODING	
	10.2.2	DESCRIPTION	
	10.2.3	OPERATION	
	10.2.4	EXCEPTIONS	
10.3	-	B[SU,UU,SS]D[,S]	
10.5	10.3.1	INSTRUCTION OPERAND ENCODING	
	10.3.1	DESCRIPTION	
	10.3.3	OPERATION	
	10.3.4	EXCEPTIONS	
10.4		V[SU,US,UU]D[,S]	
10.4	10.4.1	INSTRUCTION OPERAND ENCODING	
	10.4.1	DESCRIPTION	
	10.4.2	OPERATION	
	10.4.3	EXCEPTIONS	
	10.4.4	LACE HONS	1//
11	INTEL® AVX	(10.2 MINMAX INSTRUCTIONS	179
11.1	I VMINN	л ахвғ16	180
	11.1.1	INSTRUCTION OPERAND ENCODING	180
	11.1.2	DESCRIPTION	180
	11.1.3	OPERATION	
	11.1.4	EXCEPTIONS	181
11.2	2 VMINN	MAX[PH,PS,PD]	
	11.2.1	INSTRUCTION OPERAND ENCODING	
	11.2.2	DESCRIPTION	
	11.2.3	OPERATION	
	11.2.4	SIMD FLOATING-POINT EXCEPTIONS	
	11.2.5	EXCEPTIONS	
11.3		MAX[SH,SS,SD]	
	11.3.1	INSTRUCTION OPERAND ENCODING	
	11.3.2	DESCRIPTION	
	11.3.3	OPERATION	
	11.3.4	SIMD FLOATING-POINT EXCEPTIONS	
	11.3.5	EXCEPTIONS	_
12	INTEL® AVX	(10.2 SATURATING CONVERT INSTRUCTIONS	192

12.1	VCVT[[,T]BF162I[,U]BS	. 193
	12.1.1	INSTRUCTION OPERAND ENCODING	. 193
	12.1.2	DESCRIPTION	. 194
	12.1.3	OPERATION	. 195
	12.1.4	EXCEPTIONS	. 195
12.2	VCVT	TPD2DQS	. 197
	12.2.1	INSTRUCTION OPERAND ENCODING	. 197
	12.2.2	DESCRIPTION	. 197
	12.2.3	OPERATION	. 198
	12.2.4	SIMD FLOATING-POINT EXCEPTIONS	. 199
	12.2.5	EXCEPTIONS	. 199
12.3	VCVT	TPD2QQS	. 200
	12.3.1	INSTRUCTION OPERAND ENCODING	. 200
	12.3.2	DESCRIPTION	. 200
	12.3.3	OPERATION	. 201
	12.3.4	SIMD FLOATING-POINT EXCEPTIONS	. 201
	12.3.5	EXCEPTIONS	. 202
12.4	VCVT	TPD2UDQS	. 203
	12.4.1	INSTRUCTION OPERAND ENCODING	. 203
	12.4.2	DESCRIPTION	. 203
	12.4.3	OPERATION	. 204
	12.4.4	SIMD FLOATING-POINT EXCEPTIONS	. 205
	12.4.5	EXCEPTIONS	. 205
12.5	VCVT	TPD2UQQS	. 206
	12.5.1	INSTRUCTION OPERAND ENCODING	. 206
	12.5.2	DESCRIPTION	. 206
	12.5.3	OPERATION	. 207
	12.5.4	SIMD FLOATING-POINT EXCEPTIONS	. 207
	12.5.5	EXCEPTIONS	. 208
12.6	VCVT[[,T]PH2I[,U]BS	. 209
	12.6.1	INSTRUCTION OPERAND ENCODING	. 209
	12.6.2	DESCRIPTION	. 210
	12.6.3	OPERATION	. 211
	12.6.4	SIMD FLOATING-POINT EXCEPTIONS	. 211
	12.6.5	EXCEPTIONS	. 211
12.7	VCVT	TPS2DQS	
	12.7.1	INSTRUCTION OPERAND ENCODING	. 213
	12.7.2	DESCRIPTION	. 213
	12.7.3	OPERATION	. 214
	12.7.4	SIMD FLOATING-POINT EXCEPTIONS	. 214
	12.7.5	EXCEPTIONS	. 215
12.8	VCVT[[,T]PS2I[,U]BS	. 216
	12.8.1	INSTRUCTION OPERAND ENCODING	. 216
	12.8.2	DESCRIPTION	. 217
	12.8.3	OPERATION	. 218
	12.8.4	SIMD FLOATING-POINT EXCEPTIONS	. 218
	12.8.5	EXCEPTIONS	. 218
12.9	VCVT	TPS2QQS	. 220

	12.9.1	INSTRUCTION OPERAND ENCODING	
	12.9.2	DESCRIPTION	. 220
	12.9.3	OPERATION	
	12.9.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.9.5	EXCEPTIONS	
	12.10 VCVT	TPS2UDQS	
	12.10.1	INSTRUCTION OPERAND ENCODING	. 223
	12.10.2	DESCRIPTION	. 223
	12.10.3	OPERATION	. 224
	12.10.4	SIMD FLOATING-POINT EXCEPTIONS	. 224
	12.10.5	EXCEPTIONS	. 225
	12.11 VCVT	TPS2UQQS	. 226
	12.11.1	INSTRUCTION OPERAND ENCODING	. 226
	12.11.2	DESCRIPTION	
	12.11.3	OPERATION	
	12.11.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.11.5	EXCEPTIONS	
		TSD2SIS	
	12.12.1	INSTRUCTION OPERAND ENCODING	
	12.12.2	DESCRIPTION	
	12.12.3	OPERATION	
	12.12.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.12.5	EXCEPTIONS	
		TSD2USIS	
	12.13.1	INSTRUCTION OPERAND ENCODING	
	12.13.2	DESCRIPTION	
	12.13.3	OPERATION	
	12.13.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.13.5	EXCEPTIONS	
		TSS2SIS	
	12.14.1	INSTRUCTION OPERAND ENCODING	
	12.14.2	DESCRIPTION	
	12.14.3	OPERATION	
	12.14.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.14.5	EXCEPTIONS	
		TSS2USIS	
	12.15.1	INSTRUCTION OPERAND ENCODING	
		DESCRIPTION	
	12.15.3	OPERATION	
	12.15.4	SIMD FLOATING-POINT EXCEPTIONS	
	12.15.5	EXCEPTIONS	. 236
12	INITEL® AVA	(10.2 ZEDO EVTENDING DADTIAL VECTOR CORVENETRICTIONS	227
13		(10.2 ZERO-EXTENDING PARTIAL VECTOR COPY INSTRUCTIONS	237
	13.1 VMOV	INSTRUCTION OPERAND ENCODING	
	13.1.1	DESCRIPTION	
	13.1.2	OPERATION	
		EXCEPTIONS	. 239

LIST OF FIGURES LIST OF TABLES

13.	2 VMOVW 13.2.1 INSTRUCTION OPERAND ENCODING 13.2.2 DESCRIPTION 13.2.3 OPERATION 13.2.4 EXCEPTIONS	240 240 241
_is	st of Figures	
5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9	minimumNumber minimumMagnitude minimumMagnitudeNumber maximum maximumNumber maximumMagnitude maximumMagnitude maximumMagnitude	55 55 56 56 57 57 58
3.1 3.2 3.3 3.4 3.5 3.6	Intel® AVX-512 CPUID Feature Flags Included in Intel® AVX10	21 21 23
4.1 4.2 4.3 4.4 4.5 4.6 4.7	Type E2 Class Exception Conditions	

LIST OF TABLES LIST OF TABLES

7.2	VF[,N]M[ADD,SUB][132,213,231]BF16 Notation for Operands	120
8.2 8.3 8.4	Valid Comparison Tests Valid Comparison Tests Valid Comparison Tests Valid Comparison Tests	137 139 141
	Valid Comparison Tests	
8.6	Valid Comparison Tests	145
11.2	MINMAX operation selection according to imm8[4] and imm8[1:0]	
11.3	NaN propagation of one or more NaN input values and effect of imm8[3:2] for minimum, minimumMagnitude, maximum, maximumMagnitude MINMAX operations	184
11.4	NaN propagation of one or more NaN input values and effect of imm8[3:2] for minimumNumber, minimumMagnitudeNumber, maximumNumber, maximumMagnitudeNumber MINMAX operations.	
11 5	MINMAX Operation Behavior With Signed Comparison of Opposite-Signed Zeros (src1=-0	104
	and src2=+0, or src1=+0 and src2=-0)	
11.6	MINMAX Operation Behavior With Equal Magnitude Comparisons (src1=a and src2=b, or src1=b and src2=a, where $ a = b $ and a>0 and b<0)	

Chapter 1

CHANGES

Revision Number	Description	Date
1.0	1. Initial document release	July 11, 2024
2.0	Updated introduction with AVX10 CPUID enumeration clarification on VL128 bit reserved-at-1 behavior	October 1, 2024
	Updated introduction with AVX10 state management and VMX extensions	
	Updated VFPCLASSPBF16 DAZ behavior (does not consult MXCSR)	
	 Updated encodings of VCOM*/VUCOM* ops (swizzling of required prefixes, F2 and F3) 	
	Updated encoding for VGETEXPPBF16 (updating map and required prefixes)	

3.0		November 5, 2024
	Update AVX10.2 ISA content to reflect latest ISE release; including new AVX10 variants of MOVRS and AMX ops.	
	Update Update AVX10.2 VMX architecture to highlight that the processor-based execution controls are an optional part of the architecture.	
	 Update mnemonic of VCOMSBF16 to VCOMISBF16 for con- sistency for RFLAGS-updating V*COM ops. 	
	4. Update mnemonics for a large class of BF16 operations to remove infix "NE" for all instructions and to remove "P" (for packed) as AI data-types (such as BF16) are implicitly packed. This affects the following instructions had that been present:	
	TCVTROWPS2PBF16L	
	VADDNEPBF16	
	• VCMPPBF16	
	VDIVNEPBF16	
	 VF[N]M[ADD,SUB][132,321,213]NEPBF16 	
	VFPCLASSPBF16	
	• VGETEXPPBF16	
	VGETMANTPBF16	
	• VMAXPBF16	
	VMINMAXPBF16	
	• VMINPBF16	
	• VMULNEPBF16	
	• VRCPPBF16	
	VREDUCENEPBF16	
	 VRNDSCALENEPBF16 	
	• VRSQRTPBF16	
	VSCALEFNEPBF16	
	VSQRTNEPBF16	
	VSUBNEPBF16	
	• VCVTNE*	
	Update pseudocode and usage of getexp_bf16 and get- mant_bf16 in AVX10.2 BF16 ops.	
	6. Update pseudocode of VCVTBIASPH2* to fix an indentation issue.	

4.0 May 8, 2025 1. Remove AVX10/256-specific architectural features (VMX extensions, YMM embedded rounding support, and emphasis on VL-specific enumerations). AVX10/512 will be used in all Intel® products, supporting vector lengths of 128, 256, and 512 in all product lines. 2. AVX10.2 YMM-ER deprecation removes new AVX10.2 ops that extended existing AVX10.1 forms and removes ER/SAE aspects of new AVX10.2 instructions which had introduced XMM, YMM (ER), and ZMM (ER) forms. For these, the YMM forms are edited to remove ER/SAE functionality, but the YMM row remains. These instructions include: VCVT2PS2PHX VCVTPH2IBS VCVTPH2IUBS VCVTPS2IBS VCVTPS2IUBS VCVTTPD2DQS VCVTTPD2QQS VCVTTPD2UDQS VCVTTPD2UQQS VCVTTPH2IBS VCVTTPH2IUBS VCVTTPS2DQS VCVTTPS2IBS VCVTTPS2IUBS VCVTTPS2QQS VCVTTPS2UDOS VCVTTPS2UOOS VMINMAX* 3. VMOVRS and SM4 CPUID enumeration changes and spec removals: VMOVRS and EVEX SM4 instructions update their CPUID enumerations to be sensitive to AVX10, and not AVX10.2. Since they are AVX10-adjacent and are not part of AVX10.2, itself, they are removed from this document in favor of inclusion in the ISE/SDM. · Continued on next page...

4.0		May 8, 2025
	 AMX-AVX512 CPUID enumeration change and spec re- movals: 	
	 AMX-AVX512's explicit AVX10.2 sensitivity is removed and the instructions are removed in favor of inclusion in the ISE/SDM. Users of AMX-AVX512 ISA should fol- low enabling and checking rules for both AMX and In- tel® AVX-512/AVX10. 	
	5. VPDP* INT8/INT16 VNNI CPUID enumeration change:	
	 New EVEX VPDP* instructions for INT8/INT16 have their CPUID enumerations updated to be sensitive to AVX10_VNNI_INT, a new 0x24-housed CPUID feature bit. 	
5.0	Correction that the AVX10_VNNI_INT CPUID feature flag does not apply to VDPPHPS.	May 23, 2025

Chapter 2

CPUID

This section summarizes the CPUID names and leaf mappings referenced in this document.

CPUID	Allocation	
AVX10.2	CPUID.(EAX=0x07,ECX=0x01):EDX.AVX10[19]	and
	(CPUID.(EAX=0x24,ECX=0x0):EBX[7:0] >= 2)	
AVX10_VNNI_INT	CPUID.(EAX=0x24,ECX=0x01):ECX.AVX10_VNNI_INT[2]	

Chapter 3

INTRODUCTION

3.1 INTEL® AVX10 INTRODUCTION

Intel® Advanced Vector Extensions 10 (Intel® AVX10) represents the first major new vector ISA since the introduction of Intel® Advanced Vector Extensions 512 (Intel® AVX-512) in 2013. This ISA will establish a common, converged vector instruction set across all Intel® architectures, incorporating the modern vectorization aspects of Intel® AVX-512. This ISA will be supported on all future processors, including Performance cores (P-cores) and Efficient cores (E-cores).

The Intel® AVX10 ISA represents the latest in ISA innovations, instructions, and features moving forward. Based on the Intel® AVX-512 ISA feature set and including all Intel® AVX-512 instructions introduced with future Intel® Xeon® processors based on the Granite Rapids microarchitecture, it will support all instruction vector lengths (128, 256, and 512), as well as all scalar and opmask instructions.

3.1.1 FEATURES AND CAPABILITIES

The Intel® AVX10 architecture introduces several features and capabilities beyond the Intel® AVX2 ISA:

- · Version-based instruction set enumeration.
- Intel® AVX10/512 Converged implementation support on all Intel® processors to include all the existing Intel® AVX-512 capabilities such as EVEX encoding, 32 vector registers and eight mask registers at vector lengths 128, 256, and 512.

3.1.2 FEATURE ENUMERATION

Intel® AVX10 introduces a versioned approach for enumeration that is monotonically increasing, inclusive, and supporting all vector lengths. This is introduced to simplify application development by ensuring that all Intel® processors support the same features and instructions at a given Intel® AVX10 version number, as well as reduce the number of CPUID feature flags required to be checked by an application to determine feature support. In this enumeration paradigm, the application developer will only need to check for two aspects:

- 1. A CPUID feature bit enumerating that the Intel® AVX10 ISA is supported.
- 2. A version number to ensure that the supported version is greater than or equal to the desired version.

The "AVX10 Converged Vector ISA Enable" bit will indicate processor support for the ISA and the presence of an "AVX10 Converged Vector ISA" leaf containing the Intel® AVX10 version number. See Table 3.1 for details.

CPUID Bit	Description	Туре
CPUID.(EAX=07H,	If 1, the Intel® AVX10 Converged Vector ISA is sup-	Bit (0/1)
ECX=01H):EDX[bit 19]	ported.	
CPUID.(EAX=24H,	Reports the maximum supported sub-leaf.	Integer
ECX=00H):EAX[bits 31:0]		
CPUID.(EAX=24H,	Reports the Intel® AVX10 Converged Vector ISA ver-	Integer (≥ 1)
ECX=00H):EBX[bits 7:0]	sion.	
CPUID.(EAX=24H,	Reserved	N/A
ECX=00H):EBX[bits 15:8]		
CPUID.(EAX=24H,	Reserved at 1	Bit (1) ¹
ECX=00H):EBX[bit 16]		
CPUID.(EAX=24H,	Reserved at 1	Bit (1) ²
ECX=00H):EBX[bit 17]		
CPUID.(EAX=24H,	Reserved at 1	Bit (1) ³
ECX=00H):EBX[bit 18]		
CPUID.(EAX=24H,	Reserved	N/A
ECX=00H):EBX[bits 31:19]		
CPUID.(EAX=24H,	Reserved	N/A
ECX=00H):ECX[bits 31:0]		
CPUID.(EAX=24H,	Reserved	N/A
ECX=00H):EDX[bits 31:0]		
CPUID.(EAX=24H,	Reserved for discrete feature bits.	N/A
ECX=01H):EAX[bits 31:0]		
CPUID.(EAX=24H,	Reserved for discrete feature bits.	N/A
ECX=01H):EBX[bits 31:0]		
CPUID.(EAX=24H,	Reserved for discrete feature bits.	N/A
ECX=01H):ECX[bits 31:0]		
CPUID.(EAX=24H,	Reserved for discrete feature bits.	N/A
ECX=01H):EDX[bits 31:0]		

Table 3.1: CPUID Enumeration of Intel® AVX10

The versioned approach to ISA enumeration is expected to adhere to the following rules when incrementing from version N to N+1:

- All contemporary processor families support Intel® AVX10 Version N+1.
- Intel® AVX10 Version N+1 delivers significant value over version N to justify the associated software enabling efforts.

 $^{^{1}}$ Earlier versions of this specification documented this bit as enumerating VL128 support. All processors supporting Intel * AVX10 will include support for all vector lengths

 $^{^2}$ Earlier versions of this specification documented this bit as enumerating VL256 support. All processors supporting Intel * AVX10 will include support for all vector lengths

³Earlier versions of this specification documented this bit as enumerating VL512 support. All processors supporting Intel® AVX10 will include support for all vector lengths

⁴Contemporary processor families supporting Intel® AVX10 begin with future Intel® Xeon processors based on Granite Rapids microarchitecture

In the case of a feature needing to be introduced in-between versions, a discrete CPUID feature bit of the form "AVX10_XXXX" may be allocated and enumerated in sub-leaf 1 of CPUID leaf 24H, i.e., CPUID.(EAX=24H, ECX=01H).

Intel® CPUs which support Intel® AVX10.2 will include an enumeration for AVX10_VNNI_INT (CPUID.24H.01H:ECX.AVX10_VNNI_INT[2]). Any Intel® processor that enumerates support for AVX10_VNNI_INT will also enumerate support for Intel® AVX10.2.

Other important tenets regarding Intel® AVX10 enumeration are as follows:

- Versions will be inclusive, such that version N+1 is a superset of version N. Once an instruction is introduced in Intel® AVX10.x, it is expected to be carried forward in all subsequent Intel® AVX10 versions, allowing a developer to check only for a version greater than or equal to the desired version.
- Any processor that enumerates support for Intel® AVX10 will also enumerate support for Intel® AVX, and Intel® AVX2, Intel® AVX-512.

The initial, fully-featured version of Intel® AVX10 that will be available across both client and server product lines will be enumerated as Version 2 (denoted as Intel® AVX10.2).

An early version of Intel® AVX10 (Version 1, or Intel® AVX10.1) that only enumerates the Intel® AVX-512 instruction set at 128, 256, and 512 bits is enabled on the Granite Rapids microarchitecture for software pre-enabling. Applications written to Intel® AVX10.1 will run on any future Intel® processor (P-core or E-core) that enumerates Intel® AVX10.1 or higher. Intel® AVX-512 instruction families included in Intel® AVX10.1 are shown in Table 3.2.

Feature Introduction	Intel® AVX-512 CPUID Feature Flags Included in Intel® AVX10
Intel® Xeon® Scalable Processor Family based on	AVX512F, AVX512CD, AVX512BW, AVX512DQ
Skylake microarchitecture	
Intel® Core™ processors based on Cannon Lake mi-	AVX512-VBMI, AVX512-IFMA
croarchitecture	
2nd generation Intel® Xeon® Scalable Processor	AVX512-VNNI
Family based on Cascade Lake product	
3rd generation Intel® Xeon® Scalable Processor	AVX512-BF16
Family based on Cooper Lake product	
3rd generation Intel® Xeon® Scalable Processor	AVX512-VPOPCNTDQ, AVX512-VBMI2, VAES,
Family based on Ice Lake microarchitecture	GFNI, VPCLMULQDQ, AVX512-BITALG
4th generation Intel® Xeon® Scalable Processor	AVX512-FP16
Family based on Sapphire Rapids microarchitec-	
ture	

Table 3.2: Intel® AVX-512 CPUID Feature Flags Included in Intel® AVX10

Note

VAES, VPCLMULQDQ, and GFNI EVEX instructions will be supported on Intel® AVX10.1 machines but will continue to be enumerated by their existing discrete CPUID feature flags. This requires the developer to check for both the feature and Intel® AVX10, e.g., {AVX10.1 AND VAES}.

Intel® AVX-512 CPUID enumerations will continue to be supported on Intel® AVX10-capable processors to support legacy applications. However, new vector ISA features will only be added to the Intel® AVX10 ISA moving forward.

Feature	Intel® AVX-512	Intel® AVX10.1/512	Intel® AVX10.2/512
128-bit vector (XMM)	Yes	Yes	Yes
register support			
256-bit vector (YMM)	Yes	Yes	Yes
register support			
512-bit vector (ZMM)	Yes	Yes	Yes
register support			
ZMM embedded round-	Yes	Yes	Yes
ing			
New AVX10.2 Instruc-	No	No	Yes
tions			

Table 3.3: Feature Differences Between Intel® AVX-512 and Intel® AVX10

3.1.3 STATE MANAGEMENT

Intel® AVX10 state enumeration in CPUID leaf 0xD and enabling in XCR0 register are identical to Intel® AVX-512. The CPUID leaf 0xD enumeration will enumerate the state components and its sizes exactly as Intel® AVX-512 state. Intel® AVX10 state will be enabled in XCR0 register exactly as Intel® AVX-512 state. Table 3.4 highlights the Intel® AVX10 state components and their corresponding XCR0 bits. Please refer to Section 13.1, Volume 1 of Intel Software Developer Manual for the complete definition of these state components.

State Component	XCR0 Index Bit
SSE State	1
AVX State	2
Opmask State	5
ZMM_Hi256 state	6
Hi16_ZMM state	7

Table 3.4: XCR0 Feature Bits for Intel® AVX10

XSAVE*/XRSTOR* instructions on Intel® AVX10/512 processors behave exactly as in Intel® AVX-512 processors. There are no changes to SSE, AVX, Opmask, ZMM_Hi256, and Hi16_ZMM state save/restore and INIT tracking.

3.1.4 INTEL® AVX10.2 NEW INSTRUCTIONS

Intel® AVX10 Version 2 (Intel® AVX10.2) includes a suite of new instructions delivering new AI features and performance, accelerated media processing, expanded Web Assembly, and Cryptography support, along with enhancements to existing legacy instructions for completeness and efficiency. All new instructions will be enumerated via the Intel® AVX10.2 feature flags and can be considered to conform to the taxonomy below.

- AI Datatypes, Conversions, and post-Convolution Instructions: introduces a suite of AI instructions including FP8 datatypes, convert instructions supporting single, half, and quarter precision (FP32, FP/BF16, E5M2/E4M3 FP8), and post-convolution targeted instructions including arithmetic, scale, min/max, and transcendentals. Note: the FP8 data types are defined as in the Open Compute Project 'OCP 8-bit Floating Point Specification (OFP8)'. The two FP8 (OFP8) formats are E5M2 and E4M3. In instruction mnemonics and pseudo-code, these are denoted throughout this document by BF8 (or bf8) and HF8 (or hf8), respectively.
- Media Acceleration: hardware support for codecs through two new media-targeted instructions.
 VMPSADBW extends the existing MPSADBW instructions to 512 bits, accelerating motion estimation.
 Also, 16-bit VNNI now supports all sign combinations further accelerating 16-bit video processing.
- IEEE-754-2019 Minimum and Maximum Support: introduces min/max instructions supporting NAN behavior as specified in IEEE-754-2019, making it compatible for WebAssembly application development. Also applies to other numeric codes to indicate invalid results.
- Saturating Conversions: saturating conversion instructions to support languages such as RUST and WASM. Also applicable for machine learning.
- Zero-extending Partial Vector Copies: aligns the zero-extending partial vector copies with existing memory move instructions. The instructions will clear the destination registers irrespective of the load from memory or register.
- FP Scalar Comparison: extensions to test all common FP relationships directly. Previously not all flags were capable of being set directly with a single instruction. These new instructions remove previous limitations by more comprehensively setting the appropriate flags.

3.2 FP8 INTRODUCTION

FP8 consists of new datatypes of Floating Point numbers consisting of 8 bits. They are aimed to speedup both training and inference AI workloads. The two new FP8 formats, E5M2 and E4M3, are important optimizations for memory footprint and core AI compute density as well as power and performance efficiency. These formats are introduced in the Open Compute Project 'OCP 8-bit Floating Point Specification (OFP8)' and conversion to and from the two formats will be supported as part of Intel® AVX10.2 ISA.

3.2.1 NUMERIC DEFINITION

Two different FP8 formats are supported: E5M2 FP8 which has 1 sign bit, 5 exponent bits and 2 mantissa bits and E4M3 FP8 which has 1 sign bit, 4 exponent bits and 3 mantissa bits. Due to the very small range and precision of these datatypes, both formats are needed to converge and reach the required accuracy across a wide range of AI topologies. Table 3.5 describes the numerics of each format. While E5M2 follows standard floating point representations, the E4M3 format has a non-standard definition, including the same representation for Infinity and NaN in order to increase its range.

Number	E5M2	E4M3
Exponent Bias	15	7
Max Normal	S.11110.11 = 57344.0 $(1.75 * 2^{15})$	S.1111.110 = 448.0 $(1.75 * 2^8)$
Min Normal	S.00001.00 = 6.10e-05 (2 ⁻¹⁴)	S.0001.000 = 1.56e-02 (2 ⁻⁶)
Max Denormal	S.00000.11 = 4.57e-05 $(0.75 * 2^{-14})$	S.0000.111 = 1.36e-02 $(0.875 * 2^{-6})$
Min Denormal	S.00000.01 = 1.52e-05 $(0.25 * 2^{-14})$	$S.0000.001 = 1.95e-03 (0.125 * 2^{-6})$
NaNs	S.11111.[01, 10, 11]	S.1111.111
Infinity	S.11111.00	NA

Table 3.5: FP8 Formats Numeric Definitions

3.2.2 FP8 ROUNDING, DENORMALS, SPECIAL NUMBERS, AND EXCEPTIONS

Intel® AVX10.2 dot product instructions, upconverts and downconverts are supported. The down converts have two flavors: *RNE* and *BIAS*, which indicate the rounding modes.

- FP rounding: Excluding the *BIAS* downconverts, all instructions use RNE (Round to nearest tie to even) rounding mode. The *BIAS* downconverts use RNE in case the input is denormal and truncate (round towards zero) for normal input.
- Denormal Handling: All instructions function as if FP exceptions are masked. For any type of input, instructions behave as if MXCSR.DAZ is not set. For FP8 output type, instructions behave as if MXCSR.FTZ is not set. For any other type of output, instructions behave as if MXCSR.FTZ is set.

• Special numbers - Nan/inf/overflow handling: Excluding downconvert instructions, all instructions behave as expected. Infinity is bypassed, NaN is bypassed as QNaN, and Overflow returns Infinity. The downconverts have saturation and non-saturation flavors. Table 3.6 describes the downconverts behavior in these cases:

Flavor	Scenario	E5M2	E4M3
Regular	NaN at input	S.11111.[10, 11]	S.1111.111
	+/- infinity at input	S.11111.00	S.1111.111
	Oveflow due to conversion/rounding	S.11111.00	S.1111.111
Saturated	NaN at input	S.11111.[10, 11]	S.1111.111
	+/- infinity at input	S.11111.00	S.1111.111
	Oveflow due to conversion/rounding	S.11110.11	S.1111.110

Table 3.6: FP8 Downconverts Special Numbers Handling

• FP exceptions:

- No instructions consult MXCSR.
- No instructions raise exceptions.
- Special rules:
 - * Upconverts and downconverts between different datatypes always update MXCSR.
 - * All other instructions never update MXCSR.

Chapter 4

EXCEPTION CLASSES

4.1 EXCEPTION CLASS INSTRUCTION SUMMARY

The following exception tables summarize the mnemonic, operands, instruction family, and encoding space of instructions associated with particular exception classes

Type E10NF			
VCOMISBF16	xmm1, xmm2/m16	AVX10.2	EVEX
	Type I	2	•
VCVTHF82PH	xmm1, xmm2/m64	AVX10.2	EVEX
VCVTHF82PH	ymm1, xmm2/m128	AVX10.2	EVEX
VCVTHF82PH	zmm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2IBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPH2IBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2IBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTPH2IUBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPH2IUBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2IUBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTPS2IBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPS2IBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTPS2IBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTPS2IUBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPS2IUBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTPS2IUBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPD2DQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPD2DQS	xmm1, ymm2/m256	AVX10.2	EVEX
VCVTTPD2DQS	ymm1, zmm2/m512	AVX10.2	EVEX
VCVTTPD2QQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPD2QQS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPD2QQS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPD2UDQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPD2UDQS	xmm1, ymm2/m256	AVX10.2	EVEX
VCVTTPD2UDQS	ymm1, zmm2/m512	AVX10.2	EVEX
VCVTTPD2UQQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPD2UQQS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPD2UQQS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPH2IBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPH2IBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPH2IBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPH2IUBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPH2IUBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPH2IUBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPS2DQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPS2DQS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPS2DQS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPS2IBS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPS2IBS	ymm1, ymm2/m256	AVX10.2	EVEX

VCVTTPS2IBS		AVX10.2	EVEX
	zmm1, zmm2/m512		EVEX
VCVTTPS2IUBS	xmm1, xmm2/m128	AVX10.2	
VCVTTPS2IUBS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPS2IUBS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPS2QQS	xmm1, xmm2/m64	AVX10.2	EVEX
VCVTTPS2QQS	ymm1, xmm2/m128	AVX10.2	EVEX
VCVTTPS2QQS	zmm1, ymm2/m256	AVX10.2	EVEX
VCVTTPS2UDQS	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTTPS2UDQS	ymm1, ymm2/m256	AVX10.2	EVEX
VCVTTPS2UDQS	zmm1, zmm2/m512	AVX10.2	EVEX
VCVTTPS2UQQS	xmm1, xmm2/m64	AVX10.2	EVEX
VCVTTPS2UQQS	ymm1, xmm2/m128	AVX10.2	EVEX
VCVTTPS2UQQS	zmm1, ymm2/m256	AVX10.2	EVEX
VMINMAXPD	xmm1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
VMINMAXPD	ymm1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX
VMINMAXPD	zmm1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VMINMAXPH	xmm1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
VMINMAXPH	ymm1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX
VMINMAXPH	zmm1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VMINMAXPS	xmm1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
VMINMAXPS	ymm1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX
VMINMAXPS	zmm1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VI III II II U U	Type E3	7,47,10.2	LVLX
VMINMAXSD	xmm1, xmm2, xmm3/m64, imm8	AVX10.2	EVEX
VMINMAXSH	xmm1, xmm2, xmm3/m16, imm8	AVX10.2	EVEX
VMINMAXSS	xmm1, xmm2, xmm3/m32, imm8	AVX10.2	EVEX
	Type E3NF	1	
VCOMXSD	xmm1, xmm2/m64	AVX10.2	EVEX
VCOMXSH	xmm1, xmm2/m16	AVX10.2	EVEX
VCOMXSS	xmm1, xmm2/m32	AVX10.2	EVEX
VCVTTSD2SIS	r32, xmm1/m64	AVX10.2	EVEX
VCVTTSD2SIS	r64, xmm1/m64	AVX10.2	EVEX
VCVTTSD2USIS	r32, xmm1/m64	AVX10.2	EVEX
VCVTTSD2USIS	r64, xmm1/m64	AVX10.2	EVEX
VCVTTSS2SIS	r32, xmm1/m32	AVX10.2	EVEX
VCVTTSS2SIS	r64, xmm1/m32	AVX10.2	EVEX
VCVTTSS2USIS	r32, xmm1/m32	AVX10.2	EVEX
VCVTTSS2USIS	r64, xmm1/m32	AVX10.2	EVEX
VUCOMXSD		AVX10.2 AVX10.2	EVEX
l .	xmm1, xmm2/m64	AVX10.2 AVX10.2	
VUCOMXSH	xmm1, xmm2/m16		EVEX
VUCOMXSS	xmm1, xmm2/m32	AVX10.2	EVEX
VADDDE16	Type E4 xmm1, xmm2, xmm3/m128	AVX10.2	EVEV
VADDBF16			EVEX
VADDBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VADDBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCMPBF16	k1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
VCMPBF16	k1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX

VCVTBF162IBS Xmm1, xmm2/m128 AVX10.2 EVEX VCVTBF162IBS ymm1, ymm2/m256 AVX10.2 EVEX VCVTBF162IBS ymm1, ymm2/m256 AVX10.2 EVEX VCVTBF162IUBS ymm1, ymm2/m256 AVX10.2 EVEX VCVTBF162IUBS ymm1, ymm2/m256 AVX10.2 EVEX VCVTTBF162IUBS ymm1, ymm2/m256 AVX10.2 EVEX VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPHPB ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VPMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256	VCMPBF16	k1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VCVTBF162IBS VCVTBF162IBS VCVTBF162IBS VCVTBF162IUBS VCVTBF162IUBS VCVTBF162IBS VCVTBF162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB162IBS VCVTTB				
VCVTBF162IBS zmm1, zmm2/m512 AVX10.2 EVEX VCVTBF162IUBS xmm1, xmm2/m128 AVX10.2 EVEX VCVTBF162IUBS zmm1, zmm2/m512 AVX10.2 EVEX VCVTBF162IBS xmm1, zmm2/m128 AVX10.2 EVEX VCVTTBF162IBS xmm1, zmm2/m128 AVX10.2 EVEX VCVTTBF162IBS ymm1, ymm2/m256 AVX10.2 EVEX VCVTTBF162IUBS ymm1, ymm2/m2785 AVX10.2 EVEX VCVTTBF162IUBS ymm1, ymm2/m2785 AVX10.2 EVEX VCVTTBF162IUBS ymm1, ymm2/m2786 AVX10.2 EVEX VDVBF16 ymm1, ymm2, ymm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256				
VCVTBF162IUBS VCVTBF162IUBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IUBS VCVTTB				
VCVTBF162IUBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VCVTTBF162IUSS VDIVBF16 VDIVBF				
VCVTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VMM1, ymm2/m256 AVX10.2 AVX10.2 EVEX VXV10.2 EVEX VXV10.2 EVEX VXV10.2 EVEX VVDPPHPS VMM1, ymm2, ymm3/m128 VFMADD132BF16 VFMADD132BF16 VFMADD213BF16 VFMADD213BF16 VFMADD231BF16 VFMADD231BF16 VFMSUB231BF16 VFMSUB231BF16 VFMSUB213BF16 VFMMADD132BF16 VFMSUB213BF16 VFMMADD132BF16 VFMMADD132BF16 VFMMADD132BF16 VFMMADD132BF16 VFMMADD213BF16 VFMMADD231BF1				
VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VDIVBF16 VDIVBF1				
VCVTTBF162IBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VDIVBF16 VDIVB				
VCVTTBF162IBS zmm1, zmm2/m128 AVX10.2 EVEX VCVTTBF162IUBS xmm1, xmm2/m128 AVX10.2 EVEX VCVTTBF162IUBS ymm1, ymm2/m256 AVX10.2 EVEX VDIVBF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 y		·		
VCVTTBF162IUBS VCVTTBF162IUBS VCVTTBF162IUBS VDIVBF16 xmm1, xmm2/m128 AVX10.2 EVEX VDIVBF16 VDIVBF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDIVBF16 VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDIVBF16 VDPPHPS ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VDPPHPS ymm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD132BF16 VFMADD132BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD213BF16 VFMADD213BF16 VFMADD23BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD23BF16 VFMADD231BF16 VFMSUB231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD231BF16 VFMSUB132BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB132BF16 VFMSUB132BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB132BF16 VFMSUB132BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB132BF16 VFMSUB231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX				
VCVTTBF162IUBS VCVTTBF162IUBS VDIVBF16 ymm1, ymm2/m512 AVX10.2 EVEX EVEX VDIVBF16 VDIVBF16 VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDIVBF16 VDIVBF16 VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPHPS VDPPHPS VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS VFMADD132BF16 VFMADD132BF16 VFMADD132BF16 VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VMM2 VFMADD213BF16 VFMADD213BF16 VFMADD231BF16 VFMADD231BF16 VFMSUB231BF16 VFMMADD213BF16 VFMMADD213BF16 VFMMADD213BF16 VFMMADD213BF16 VFMMADD213BF16 VFMMADD213BF16 VFMMADD231BF10 VFMMADD231BF16 VFMMADD231BF10 VF				
VCVTTBE162IUBS zmm1, zmm2/m512 AVX10.2 EVEX VDIVBF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDIVBF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VDPPHPS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m258 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16				
VDIVBF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB23BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF1				
VDIVBF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDIVBF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VDPPHPS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFPMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMS				
VDIVBF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VDPPHPS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD132BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB				
VDPPHPS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX V				
VDPPHPS ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VDPPHPS zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VDPPHPS zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VFMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VFMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, zmm3/m512 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX		·		
VFMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VFMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VFMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX		·		
VFMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB132BF16 zmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX		·		
VFMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX				
VFMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX <td></td> <td></td> <td></td> <td></td>				
VFMSUB132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX <td></td> <td></td> <td></td> <td></td>				
VFMSUB132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX </td <td></td> <td></td> <td></td> <td></td>				
VFMSUB213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFMSUB231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFMSUB231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX		·		
VFNMADD132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFNMADD132BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX		· · · · · · · · · · · · · · · · · · ·		
VFNMADD132BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFNMADD213BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX	1			
VFNMADD213BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFNMADD213BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX			AVX10.2	EVEX
VFNMADD231BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
VFNMADD231BF16 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX		·		
VFNMADD231BF16 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX				
	VFNMADD231BF16		AVX10.2	EVEX
VFNMSUB132BF16 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX		·		
	VFNMSUB132BF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX

VFNMSUB132BF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VFNMSUB132BF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VFNMSUB213BF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VFNMSUB213BF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VFNMSUB213BF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VFNMSUB231BF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VFNMSUB231BF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VFNMSUB231BF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VFPCLASSBF16	k1, xmm2/m128, imm8	AVX10.2	EVEX
VFPCLASSBF16	k1, ymm2/m256, imm8	AVX10.2	EVEX
VFPCLASSBF16	k1, zmm2/m512, imm8	AVX10.2	EVEX
VGETEXPBF16	xmm1, xmm2/m128	AVX10.2	EVEX
VGETEXPBF16	ymm1, ymm2/m256	AVX10.2	EVEX
VGETEXPBF16	zmm1, zmm2/m512	AVX10.2	EVEX
VGETMANTBF16	xmm1, xmm2/m128, imm8	AVX10.2	EVEX
VGETMANTBF16	ymm1, ymm2/m256, imm8	AVX10.2	EVEX
VGETMANTBF16	zmm1, zmm2/m512, imm8	AVX10.2	EVEX
VMAXBF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VMAXBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VMAXBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VMINBF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VMINBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VMINBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VMINMAXBF16	xmm1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
VMINMAXBF16	ymm1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX
VMINMAXBF16	zmm1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VMULBF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VMULBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VMULBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VPDPBSSD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSSD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSSD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSSDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSSDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSSDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBSUDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPBUUDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX

VPDPWSUD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWSUD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWSUD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWSUDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWSUDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWSUDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUSDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUD	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUD	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUD	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUDS	xmm1, xmm2, xmm3/m128	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUDS	ymm1, ymm2, ymm3/m256	AVX10.2 OR AVX10-VNNI-INT	EVEX
VPDPWUUDS	zmm1, zmm2, zmm3/m512	AVX10.2 OR AVX10-VNNI-INT	EVEX
•			
VRCPBF16	xmm1, xmm2/m128	AVX10.2	EVEX
VRCPBF16	ymm1, ymm2/m256	AVX10.2	EVEX
VRCPBF16	zmm1, zmm2/m512	AVX10.2	EVEX
VREDUCEBF16	xmm1, xmm2/m128, imm8	AVX10.2	EVEX
VREDUCEBF16	ymm1, ymm2/m256, imm8	AVX10.2	EVEX
VREDUCEBF16	zmm1, zmm2/m512, imm8	AVX10.2	EVEX
VRNDSCALEBF16	xmm1, xmm2/m128, imm8	AVX10.2	EVEX
VRNDSCALEBF16	ymm1, ymm2/m256, imm8	AVX10.2	EVEX
VRNDSCALEBF16	zmm1, zmm2/m512, imm8	AVX10.2	EVEX
VRSQRTBF16	xmm1, xmm2/m128	AVX10.2	EVEX
VRSQRTBF16	ymm1, ymm2/m256	AVX10.2	EVEX
VRSQRTBF16	zmm1, zmm2/m512	AVX10.2	EVEX
VSCALEFBF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VSCALEFBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VSCALEFBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VSQRTBF16	xmm1, xmm2/m128	AVX10.2	EVEX
VSQRTBF16	ymm1, ymm2/m256	AVX10.2	EVEX
VSQRTBF16	zmm1, zmm2/m512	AVX10.2	EVEX
VSUBBF16	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VSUBBF16	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VSUBBF16	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
\(C\(T2\)	Type E4NF		E) (E) (
VCVT2PH2BF8	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVT2PH2BF8	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVT2PH2BF8	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCVT2PH2BF8S	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVT2PH2BF8S	ymm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVT2PH2BF8S	zmm1, zmm2, zmm3/m512	AVX10.2	EVEX

VCV12PH2HB xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2PH2HBB zmm1, zmm2, zmm3/m516 AVX10.2 EVEX VCVT2PH2HBS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2PH2HBS xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2P42HBS xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVT2P42PHS xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVT2P52PHX ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, ymm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX				L => 4=> 4
VCVT2PH2HF8 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVT2PH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2PH2HF8S ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX xmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, xmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF88 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF85 ymm1, xmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF85 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, xmm2, zmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, xmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, xmm2, zmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX	VCVT2PH2HF8	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVT2PH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2PH2HF8S ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBASPH2BF8 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, xmm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, xmm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, xmm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX				
VCVT2PH2HF8S ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PB2PHX ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, zmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S xvm1, zmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, xmm3/m512 AVX10.2 EVEX </td <td></td> <td></td> <td></td> <td></td>				
VCVT2PH2HF8S zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVT2PS2PHX xmm1, xmm2, xmm3/m28 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBASPH2BF8 zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, ymm3/m512 AVX10.2 EVEX				
VCVT2PS2PHX xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX		1 - 1 - 1 - 1		
VCVT2PS2PHX ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVT2PS2PHX zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, xmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, xmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, xmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 vwm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 vwm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S vwm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S vwm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S vwm1, xmm2, xmm3/m518 AVX10.2 EVEX VCVTBIASPH2HF8S vwm1, xmm2, xmm3/m518 AVX10.2 EVEX VCVTBIASPH2HF8S vwm1, xmm2, xmm3/m518 AVX10.2 EVEX <td></td> <td></td> <td></td> <td> </td>				
VCVT2PS2PHX zmm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX<	VCVT2PS2PHX	xmm1, xmm2, xmm3/m128	AVX10.2	
VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m516 AVX10.2 EVEX	VCVT2PS2PHX		AVX10.2	
VCVTBIASPH2BF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, ymm3/m512 AVX10.2 EVEX VCVTPB1AFF8S xmm1, xmm2, ymm3/m516 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m512 AVX10.2 EVEX	VCVT2PS2PHX	zmm1, zmm2, zmm3/m512	AVX10.2	
VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, ymm3/m256 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m3512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m3128 AVX10.2 EVEX <td>VCVTBIASPH2BF8</td> <td></td> <td></td> <td> </td>	VCVTBIASPH2BF8			
VCVTBIASPH2BF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, zmm3/m512 AVX10.2 EVEX VCVTPBAPF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2	VCVTBIASPH2BF8	xmm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVTBIASPH2BF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF	VCVTBIASPH2BF8	ymm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCVTBIASPH2BF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S <td>VCVTBIASPH2BF8S</td> <td>xmm1, xmm2, xmm3/m128</td> <td>AVX10.2</td> <td>EVEX</td>	VCVTBIASPH2BF8S	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVTBIASPH2HF8 xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m128 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128	VCVTBIASPH2BF8S	xmm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVTBIASPH2HF8 xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m516 AVX10.2 EVEX VMPSADBW xmm1, xmm2/m	VCVTBIASPH2BF8S	ymm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCVTBIASPH2HF8 ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, ymm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m556 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m56 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2, xmm3/m512, imm8 <	VCVTBIASPH2HF8	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVTBIASPH2HF8S xmm1, xmm2, xmm3/m128 AVX10.2 EVEX VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2	VCVTBIASPH2HF8	xmm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVTBIASPH2HF8S xmm1, ymm2, ymm3/m256 AVX10.2 EVEX VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2	VCVTBIASPH2HF8	ymm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCVTBIASPH2HF8S ymm1, zmm2, zmm3/m512 AVX10.2 EVEX VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m516 AVX10.2 EVEX VMPSADBW ymm1, xmm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW ymm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 E	VCVTBIASPH2HF8S	xmm1, xmm2, xmm3/m128	AVX10.2	EVEX
VCVTPH2BF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, ymm2, ymm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX<	VCVTBIASPH2HF8S	xmm1, ymm2, ymm3/m256	AVX10.2	EVEX
VCVTPH2BF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m266 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW ymm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX </td <td>VCVTBIASPH2HF8S</td> <td>ymm1, zmm2, zmm3/m512</td> <td>AVX10.2</td> <td>EVEX</td>	VCVTBIASPH2HF8S	ymm1, zmm2, zmm3/m512	AVX10.2	EVEX
VCVTPH2BF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m56 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW ymm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPH2BF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 ymm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8	xmm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2BF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8	ymm1, zmm2/m512	AVX10.2	EVEX
VCVTPH2BF8S ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8S	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPH2HF8 xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW ymm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8S	xmm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2HF8 xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2BF8S	ymm1, zmm2/m512	AVX10.2	EVEX
VCVTPH2HF8 ymm1, zmm2/m512 AVX10.2 EVEX VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8	xmm1, xmm2/m128	AVX10.2	EVEX
VCVTPH2HF8S xmm1, xmm2/m128 AVX10.2 EVEX VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8	xmm1, ymm2/m256	AVX10.2	EVEX
VCVTPH2HF8S xmm1, ymm2/m256 AVX10.2 EVEX VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8	ymm1, zmm2/m512	AVX10.2	EVEX
VCVTPH2HF8S ymm1, zmm2/m512 AVX10.2 EVEX VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8S	xmm1, xmm2/m128	AVX10.2	EVEX
VMPSADBW xmm1, xmm2, xmm3/m128, imm8 AVX10.2 EVEX VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8S	xmm1, ymm2/m256	AVX10.2	EVEX
VMPSADBW ymm1, ymm2, ymm3/m256, imm8 AVX10.2 EVEX VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VCVTPH2HF8S	ymm1, zmm2/m512	AVX10.2	EVEX
VMPSADBW zmm1, zmm2, zmm3/m512, imm8 AVX10.2 EVEX Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VMPSADBW	xmm1, xmm2, xmm3/m128, imm8	AVX10.2	EVEX
Type E9NF VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VMPSADBW	ymm1, ymm2, ymm3/m256, imm8	AVX10.2	EVEX
VMOVD xmm1, xmm2/m32 AVX10.2 EVEX VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VMPSADBW	zmm1, zmm2, zmm3/m512, imm8	AVX10.2	EVEX
VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX		Type E9NF		l
VMOVD xmm1/m32, xmm2 AVX10.2 EVEX VMOVW xmm1, xmm2/m16 AVX10.2 EVEX	VMOVD	xmm1, xmm2/m32	AVX10.2	EVEX
VMOVW xmm1, xmm2/m16 AVX10.2 EVEX		, ,		
	VMOVW		AVX10.2	EVEX
	VMOVW	xmm1/m16, xmm2	AVX10.2	EVEX

Table 4.1: Exception Class Summary for all Instructions

4.2 EXCEPTION CLASS SUMMARY

The following descriptions contain tabular summaries of the behavior of each exception class across the operating modes of Intel® processors.

Notations and abbreviations include:

- CM: Compatibility Mode
- PM: Protected Mode

4.2.1 EXCEPTION CLASS E10NF

EVEX-encoded scalar instructions that ignore EVEX.L'L vector length encoding, that cause no SIMD FP exceptions, and do not support memory fault suppression follow exception class E10NF.

	al	Virtual 8086	PM & CM	64-bit	
Exception	Real		4	64	Cause of exception
	Х	Χ			EVEX prefix is present.
Invalid Opcode,			Х	X	If CR4.OSXSAVE[bit 18] = 0.
#UD					If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					 Operand encoding #UD conditions not met.
					 Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met and in E4.nb sub- class.
	X	Х	Х	Х	If preceded by a LOCK prefix (F0H)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	X	Х	Χ	Х	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	X	Х	Х	Х	If CR0.TS[bit 3]=1.
Stack, #SS(0)			Х		For an illegal address in the SS segment.
3tack, #33(0)				Х	If a memory address referencing the SS segment is in a non-
					canonical form.
			Х		For an illegal memory operand effective address in the CS, DS,
General Protection, #GP(0)					ES, FS or GS segments.
					If the DS, ES, FS, or GS register is used to access memory and it
				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	contains a NULL segment selector.
	X	Х		Х	If the memory address is in a non-canonical form. If any part of the operand lies outside the effective address space
	^	^			from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	For a page fault.
Alignment Check,		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is en-
#AC(0)					abled and an unaligned memory access is made while CPL=3

Table 4.2: Type E10NF Class Exception Conditions

4.2.2 EXCEPTION CLASS E2

EVEX-encoded vector instructions with arithmetic semantics follow exception class E2.

	Real	Virtual 8086	PM & CM	64-bit	
Exception		l	<u></u>	9	Cause of exception
	X	Χ			EVEX prefix is present.
Invalid Opcode,	X	Χ	X	Х	If an unmasked SIMD floating-point exception and
#UD					CR4.OSXMMEXCPT[bit 10] = 0
1100			Х	Х	If CR4.OSXSAVE[bit 18] = 0.
					If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					 Operand encoding #UD conditions not met.
					 Opmask encoding #UD conditions not met.
					 EVEX.b encoding #UD conditions not met.
					Instruction specific EVEX.L'L restriction not met.
	X	Χ	Х	Х	If preceded by a LOCK prefix (FOH)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	X	Х	Х	Х	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	Х	Χ	Х	Х	If CRO.TS[bit 3]=1.
			X		If fault suppression not set, and an illegal address in the SS seg-
Stack, #SS(0)					ment.
				Х	If fault suppression not set, and a memory address referencing
					the SS segment is in a non-canonical form.
			Х		If fault suppression not set, and an illegal memory operand ef-
General					fective address in the CS, DS, ES, FS or GS segments.
Protection, #GP(0)					If fault suppression not set, and the DS, ES, FS, or GS register is
Trotection, #Gr (o)					used to access memory and it contains a NULL segment selector.
				X	If fault supression not set, and the memory address is in a non-canonical form.
	X	Χ			If fault suppression not set, and any part of the operand lies out-
					side the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	If fault suppression not set, and a page fault.
Alignment Check, #AC(0)		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is enabled and an unaligned memory access is made while CPL=3
SIMD Floating- point Exception, #XM	X	X	X	Х	If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 1

Table 4.3: Type E2 Class Exception Conditions

4.2.3 EXCEPTION CLASS E3

EVEX-encoded scalar instructions with arithmetic semantics that support memory fault suppression follow exception class E3.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
-	X	Х			EVEX prefix is present.
Invalid Opcode, #UD	X	Х	Х	X	If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0
			Х	Х	If CR4.OSXSAVE[bit 18] = 0. If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					Operand encoding #UD conditions not met.
					Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met.
	X	Χ	Χ	Χ	If preceded by a LOCK prefix (F0H)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	X	Х	Х	Х	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	X	Х	Х	Х	If CR0.TS[bit 3]=1.
Stack, #SS(0)			Х		If fault suppression not set, and an illegal address in the SS segment.
				Х	If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.
			Χ		If fault suppression not set, and an illegal memory operand ef-
General					fective address in the CS, DS, ES, FS or GS segments.
Protection, #GP(0)					If fault suppression not set, and the DS, ES, FS, or GS register is
Protection, #dr (o)					used to access memory and it contains a NULL segment selector.
				X	If fault supression not set, and the memory address is in a non-canonical form.
	X	Х			If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Χ	If fault suppression not set, and a page fault.
Alignment Check, #AC(0)		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is enabled and an unaligned memory access is made while CPL=3
SIMD Floating- point Exception, #XM	X	X	Х	Х	If an unmasked SIMD floating-point exception, sae or er not set, and CR4.OSXMMEXCPT[bit 10] = 1

Table 4.4: Type E3 Class Exception Conditions

4.2.4 EXCEPTION CLASS E3NF

EVEX-encoded scalar instructions with arithmetic semantics that do not support memory fault suppression follow exception class E3NF.

Document Number: 361050-005US, Revision: 5.0

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
	X	Χ			EVEX prefix is present.
Invalid Opcode, #UD	X	Х	Х	Х	If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0
			X	X	If CR4.OSXSAVE[bit 18] = 0. If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					Operand encoding #UD conditions not met.
					Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met.
	X	Χ	Χ	Х	If preceded by a LOCK prefix (F0H)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	X	X	Χ	X	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	Х	Χ	Х	Х	If CR0.TS[bit 3]=1.
Stack, #SS(0)			Х		For an illegal address in the SS segment.
Stack, #33(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection, #GP(0)			X		For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. If the DS, ES, FS, or GS register is used to access memory and it
					contains a NULL segment selector.
				Х	If the memory address is in a non-canonical form.
	X	Х			If any part of the operand lies outside the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	For a page fault.
Alignment Check, #AC(0)		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is enabled and an unaligned memory access is made while CPL=3
SIMD Floating- point Exception, #XM	X	Х	Х	Х	If an unmasked SIMD floating-point exception, sae or er not set, and CR4.OSXMMEXCPT[bit 10] = 1

Table 4.5: Type E3NF Class Exception Conditions

4.2.5 EXCEPTION CLASS E4

EVEX-encoded scalar instructions that cause no SIMD FP exceptions, and that support memory fault suppression follow exception class E4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
	Х	Χ			EVEX prefix is present.
Invalid Opcode, #UD			Х	X	If CR4.OSXSAVE[bit 18] = 0. If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					 Operand encoding #UD conditions not met.
					 Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met and in E4.nb sub- class.
					Instruction specific EVEX.L'L restriction not met
	X	Х	Х	Х	If preceded by a LOCK prefix (FOH)
			Х	Χ	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	X	Χ	Χ	Χ	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	X	Х	Х	Х	If CRO.TS[bit 3]=1.
Stack, #SS(0)			X		If fault suppression not set, and an illegal address in the SS segment.
				Х	If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.
General Protection, #GP(0)			Х		If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. If fault suppression not set, and the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
				Х	If fault supression not set, and the memory address is in a non-canonical form.
	X	X			If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	If fault suppression not set, and a page fault.
Alignment Check, #AC(0)		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.6: Type E4 Class Exception Conditions

4.2.6 EXCEPTION CLASS E4NF

EVEX-encoded scalar instructions that cause no SIMD FP exceptions, and that do not support memory fault suppression follow exception class E4NF.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
	Х	Χ			EVEX prefix is present.
Invalid Opcode, #UD			X	Х	If CR4.OSXSAVE[bit 18] = 0. If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					 Operand encoding #UD conditions not met.
					 Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met and in E4.nb sub- class.
					Instruction specific EVEX.L'L restriction not met
	X	Χ	Х	Х	If preceded by a LOCK prefix (F0H)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	Х	Х	Х	Х	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	Х	Х	X	Х	If CR0.TS[bit 3]=1.
Stack, #SS(0)			X		For an illegal address in the SS segment.
Stack, #33(0)				Х	If a memory address referencing the SS segment is in a non-canonical form.
			X		For an illegal memory operand effective address in the CS, DS,
General					ES, FS or GS segments.
Protection, #GP(0)					If the DS, ES, FS, or GS register is used to access memory and it
				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	contains a NULL segment selector.
	X	Х		Х	If the memory address is in a non-canonical form.
	^	^			If any part of the operand lies outside the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	For a page fault.
Alignment Check,		Χ	Х	Χ	For 2, 4, or 8 byte memory access if alignment checking is en-
#AC(0)					abled and an unaligned memory access is made while CPL=3

Table 4.7: Type E4NF Class Exception Conditions

4.2.7 EXCEPTION CLASS E9NF

EVEX-encoded vector or partial-vector instructions that cause no SIMD FP exceptions, and do not support memory fault suppression follow exception class E9NF.

Exception	Real	Virtual 8086	РМ & СМ	64-bit	Cause of exception
	Х	Χ			EVEX prefix is present.
Invalid Opcode, #UD			Х	Х	If CR4.OSXSAVE[bit 18] = 0. If any of the following conditions applies
					State requirements not met.
					Opcode independent #UD conditions not met.
					Operand encoding #UD conditions not met.
					Opmask encoding #UD conditions not met.
					EVEX.b encoding #UD conditions not met and in E4.nb sub- class.
					Instruction specific EVEX.L'L restriction not met
	X	Χ	Х	Х	If preceded by a LOCK prefix (F0H)
			Х	Х	If any REX, F2, F3 or 66 prefixes precede a VEX prefix.
	Х	Х	Х	Х	If any corresponding CPUID feature flag is '0'.
Device Not Available, #NM	X	X	X	Х	If CR0.TS[bit 3]=1.
Stack, #SS(0)			Х		For an illegal address in the SS segment.
Stuck, #35(0)				Х	If a memory address referencing the SS segment is in a non-canonical form.
General			Х		For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. If the DS, ES, FS, or GS register is used to access memory and it
Protection, #GP(0)					contains a NULL segment selector.
				Χ	If the memory address is in a non-canonical form.
	X	Х			If any part of the operand lies outside the effective address space from 0 to FFFFH.
Page Fault, #PF(faultcode)		Х	Х	Х	For a page fault.
Alignment Check, #AC(0)		Х	Х	Х	For 2, 4, or 8 byte memory access if alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.8: Type E9NF Class Exception Conditions

Chapter 5

HELPER FUNCTIONS

5.1 Intel® AVX10.2 FP16 and FP8 Helper Function Pseudocode

```
define convert_hf8_to_fp16( in ):
      fp16_bias = 15
2
      hf8_bias = 7
3
      s = (in & 0x80) << 8
      e = (in \& 0x78) >> 3
5
      m = (in & 0x07)
      e_norm = e + (fp16_bias - hf8_bias)
      /* convert denormal hf8 number into a normal fp16 number */
9
      if ( (e == 0) && (m != 0) ):
10
        lz_cnt = 2
11
        lz_cnt = (m > 0x1) ? 1 : lz_cnt
12
        lz_cnt = (m > 0x3) ? 0 : lz_cnt
13
        e_norm -= lz_cnt
14
        m = (m << (lz_cnt+1)) & 0x07
15
      else if ( (e == 0) \&\& (m == 0) ):
16
        e_norm = 0
17
      else if ( (e == 0xf) && (m == 0x7) ):
18
        e_norm = 0x1f
19
20
      /* set result */
21
      res = 0x0
22
      res |= (e_norm << 10)
23
      res |= (m << 7)
24
      res |= s
25
26
      return res
```

```
define convert_fp16_to_bf8(x,s):
    // The x parameter is the data
    // The s parameter indicates whether we saturate in case of
3
    // overflow due to conversion or rounding
4
5
    if *x is infinity*
6
            if (s==0x1):
                                             // Max Value
7
                     dest[7] := x[15]
8
                     dest[6:0] := 0x7B
9
            else:
                                                   // INF
10
                     dest[7:0] := x[15:8]
11
12
    else if *x is nan*:
13
            dest[7:0] := x[15:8]
                                                       // truncate and set QNaN
14
            dest[1] := 1
15
16
    else // normal, zero or denormal number apply RNE
17
            lsb := x[8]
18
            rounding_bias[15:0] := 0x007F + lsb
19
            temp[15:0] := x[15:0] + rounding_bias[15:0]
                                                                  // temp is rounded data (RNE)
20
21
            if temp [14:8] == 0x7C && s==1 // saturating to E5M2_MAX due to infinity result
22
                     dest[7] := temp[15]
23
                     dest[6:0] := 0x7B
24
            else
25
                     dest[7:0] := temp[15:8]
26
    return dest
27
28
29
```

```
define convert_fp16_to_hf8(x, s):
    // The x parameter is the data
2
    // The s parameter indicates whether we saturate in case of
    // overflow due to conversion or rounding
    // Round mode RNE
5
    fp16_bias := 15
6
    hf8_bias := 7
7
    fp16_to_hf8_exp_rebias = fp16_bias - hf8_bias
9
10
    sign := (x \& 0x8000) >> 8
11
    e_fp16 := (x & 0x7c00) >> 10
12
    m_fp16 := (x & 0x03ff)
13
14
    if *x is infinity*
15
            e := 0xF
```

```
if (s==0x1):
                                              // Max Value
17
                     m := 0x6
18
             else:
                                                      // NaN
19
                     m := 0x7
20
21
    else if *x is nan*:
22
             e := 0xF
23
             m := 0x7
24
25
    /* overflow --> make it NaN or Saturate to E4M3_MAX*/
26
    else if ((e_fp16 > (fp16_to_hf8_exp_rebias + 15)) ||
27
                ((e_fp16 == (fp16_to_hf8_exp_rebias + 15)) \&\& (m_fp16 > 0x0340))):
28
             e := 0xf
29
             if ( s == 0x1 ):
30
                     m := 0x6
31
             else:
32
                     m := 0x7
33
34
    /* Zero */
35
    else if ((e fp16 ==0) & (m fp16==0)):
36
             e := 0
37
             m := 0
38
39
    /* underflow */
40
    else if ( e_fp16 <= fp16_to_hf8_exp_rebias ):</pre>
41
    /* denormalized mantissa */
42
             /* set Jbit */
43
             m := m_fp16 \mid 0x0400
44
45
             /* addtionally subnormal shift */
46
             m = m \gg ((fp16\_to\_hf8\_exp\_rebias) + 1 - e\_fp16)
47
48
             /* preserve sticky bit (some sticky bits are lost when denormalizing) */
49
             ShiftOutSticky = (((m_fp16 \& 0x007f) + 0x007f) >> 7)
50
             m = m | ShiftOutSticky
                                                      // OR m.lsb with sticky
51
52
             /* RNE Round */
53
             fixup := (m >> 7) \& 0x1;
                                                   // get Lbit
             m := m + 0x003f + fixup;
                                                  // RNE
55
56
             // in case of round overflow, m>>10 declares the carry into exponent
57
             e := m >> 10
58
59
             m := (m >> 7) \& 0x7 // Truncate Round and ignore carry
60
61
62
    /* normal */
63
   else:
64
```

```
/* RNE round */
65
             fixup := (m_fp16 >> 7) & 0x1;
66
             RneX := x + 0x003f + fixup;
67
             e := ((RneX & 0x7c00) >> 10);
            m := (RneX & OxO3ff);
69
             e = e - (fp16_to_hf8_exp_rebias);
70
             m := m >> 7;
71
72
    res = 0x0
73
    res |= e << 3 // set exp
74
                    //set mant
    res |= m
75
                    // set sign
    res |= sign
76
77
   return res
78
79
```

```
define convert fp16 to fp8(x,y,s):
   // The x parameter is the data
2
3
   // The y parameter is the destination format indicating bfloat8 or hfloat8.
   // The s parameter indicates whether we saturate in case of overflow due to
4
   // conversion or rounding
5
     if *y is bf8*:
6
       return convert_fp16_to_bf8(x,s)
7
8
     else:
       return convert_fp16_to_hf8(x,s)
9
```

```
define convert_fp16_to_hf8_bias(x, b, s):
1
        // The x parameter is the data
2
        // The b parameter is the bias 8b integer to be added to the data for RS
3
        // The s parameter indicates whether we saturate in case of overflow due to
4
        // conversion or rounding
5
6
            fp16_bias := 15
            hf8_bias := 7
8
            fp16_to_hf8_exp_rebias = fp16_bias- hf8_bias
10
            // extract original sign, mantissa and exponent
11
            sign := (x \& 0x8000) >> 8
12
            e_fp16 := (x & 0x7c00) >> 10
13
            m_fp16 := (x \& 0x03ff)
14
15
            // extract biased mantissa and biased exponent
16
            x bias := x + (b >> 1)
17
            e_fp16_bias := (x_bias & 0x7c00) >> 10
18
            m_fp16_bias := (x_bias & 0x03ff)
19
20
```

```
if *x is infinity*
21
                     e := 0xF
22
                     if (s==0x1):
                                                     // Max Value
23
                              m := 0x6
                                                             // NaN
                     else:
25
                              m := 0x7
26
27
             else if *x is nan*:
28
                     e := 0xF
29
                     m := 0x7
30
31
             /* overflow --> make it HF8 NaN/Inf == s.1111.111 */
32
             /* or Saturate to E4M3_MAX == s.1111.110 */
33
             else if ((e_fp16_bias > (fp16_to_hf8_exp_rebias + 15)) ||
34
                                ((e_fp16_bias == (fp16_to_hf8_exp_rebias + 15)) \&\&
35
                                (m fp16 bias >= 0x0380))) then:
36
                     e = 0xf
37
                     if (s == 0x1) then:
38
                              m = 0x6
                     else:
40
                              m = 0x7
42
             // input denormal (or zero)
43
             // in this case the bias rounding will end up with min-denormal or 0
44
45
             else if (e_fp16 == 0x0):
46
                                                   // align bias
                     m = m_fp16+(b << 7)
47
                     m = m >> (fp16_to_hf8_exp_rebias) + 7 // align mantissa 8+7
48
                     e = 0x0;
                                                // set exp to zero
49
50
             /* underflow*/
51
             // underflow happens if e_fp16_bias is too small for representing in
52
             // the destination format in this case the Jbit should be set and bias
53
             // rounding should be done after aligning to the destination format
             else if ( e_fp16_bias <= fp16_to_hf8_exp_rebias ):</pre>
55
                     /* set Jbit */
56
                     m = m_fp16 \mid 0x0400
57
                     // m += aligned b to mantissa
59
                     m = m + (b << (fp16_to_hf8_exp_rebias - e_fp16))
60
61
                     // now mantissa is aligned to destination exponent + subnormal shift
62
                     m = m \gg ((fp16_to_hf8_exp_rebias) + 1 - e_fp16)
63
64
                     // in case of round overflow, m>>10 declares the carry into exponent
65
                     e = m >> 10;
                                           // e=1 in case of overflow
66
67
                     /* Truncate Round and ignore carry*/
68
```

```
m = (m >> 7) \& Ox7;
69
70
             /* normal */
71
             else then:
72
                      /* Stochastic Round by truncating */
73
                      e = (x_bias & 0x7c00) >> 10
74
                      e -= (fp16_to_hf8_exp_rebias)
75
                     m = (x_bias & 0x03ff)
76
                     m = m \gg 7
77
78
             res = 0x0
79
             res |= e << 3 // set exp
80
                             //set mant
             res |= m
81
             res |= sign
                             // set sign
82
83
    return res
```

```
define convert_fp16_to_bf8_bias(x, b, s):
    // The x parameter is the data
2
    // The b parameter is the bias 8b integer to be added to
3
    // the data before the downconvert
4
    // The s parameter indicates whether we saturate in case of
5
    // overflow due to conversion or rounding
6
7
    if *x is infinity*
8
            if (s==0x1):
                                                     // Max Value
                     dest[7] := x[15]
10
                     dest[6:0] := 0x7B
11
            else:
                                                    // INF
12
                     dest[7:0] := x[15:8]
13
    else if *x is nan*:
15
            dest[7:0] := x[15:8]
                                                  // truncate and set QNaN
16
            dest[1] := 1
17
18
    else // normal, denormal or zero input operand apply RS
19
            rounding_bias[15:8] := 0
20
            rounding_bias[7:0] := b[7:0]
21
            temp[15:0] := x[15:0] + rounding_bias // temp is rounded data (RS)
22
            // saturating to E5M2_MAX in case of infinity result
23
            if temp [14:8] == 0x7C \&\& s==1
24
                     dest[7] := temp[15]
25
                     dest[6:0] := 0x7B
26
            else
27
                     dest[7:0] := temp[15:8]
28
    return dest
29
30
```

31

```
define convert_fp16_to_fp8_bias(x, b, y, s):
    // The x parameter is the data
    // The b parameter is the bias
    // The y parameter is the destination format indicating bfloat8 or hfloat8
    // The s parameter indicating saturation
    if *y is bf8*:
        return convert_fp16_to_bf8_bias(x, b, s)
    else:
        return convert_fp16_to_hf8_bias(x, b, s)
```

```
define convert_fp32_to_fp16(x):
1
    // The x parameter is the data
3
    // rm=MXCSR.RC or embedded.RC
    Fp32_bias := 127
5
    Fp16_bias := 15
6
    sign := (x \& 0x80000000) >> 16
8
    e_fp32 := (x & 0x7F800000) >> 23
9
    m_fp32 := (x \& 0x007FFFFF)
10
11
    m_fp16 = m_fp32>>13
12
    e_fp16 = e_fp32 - fp32_bias + fp16_bias
13
14
    if (e_fp32==0xFF) && (m_fp32==0x000000) // *x is infinity*
15
            e fp16 := 0x1F
16
            m_fp16 := 0x000
17
18
    else if (e_fp32==0xFF) && (m_fp32 != 0x000000) // *x is nan*:
19
            e_fp16 := 0x1F
20
            m_fp16 := (m_fp32 \mid 0x400000) >> 13
21
22
    /* Zero */
23
    else if (e_fp32==0x00) && (DAZ || (m_fp32 == 0x000000)) // *x is zero*:
24
            e_fp16 := 0x00
25
            m_fp16 := 0x000
26
27
    else if (e_fp32==0x00) && (m_fp32 != 0x000000) // *x is denormal*:
28
            // check if result is zero or min-denormal
29
            RoundAdd1 := (sign) ? (rm==RDN) : (rm==RUP)
30
            e fp16 := 0x00
31
            m_fp16 := 0x000 + RoundAdd1
32
33
   /* underflow */
```

```
else if ( e_fp32 <= fp32_bias - fp16_bias ):</pre>
35
    /* denormalized mantissa */
36
            /* set Jbit */
37
            m := (m_fp32 \mid 0x800000);
39
            /* Calculate shift out sticky */
40
            ShiftOutGbitMask = (0x1 << ((fp32_bias - fp16_bias) - e_fp32));</pre>
41
            ShiftOutStickyMask = ShiftOutGbitMask - 1;
42
43
            ShiftOutSticky = OR (m & ShiftOutStickyMask);
44
            ShiftOutGbit = OR (m & ShiftOutGbitMask);
45
46
            /* denormalization */
47
            m := m >> (fp32_bias - fp16_bias) - e_fp32 + 1;
48
            Lbit = m & 1;
49
50
            /* Rounding */
51
            RoundAdd1 = (~sign && (rm==RUP) && (ShiftOutGbit | ShiftOutSticky)) ||
52
                          (sign && (rm==RDN) && (ShiftOutGbit | ShiftOutSticky)) ||
                          (rm==RNE && ShiftOutGbit &(Lbit | ShiftOutSticky));
54
            m = m + RoundAdd1;
56
            m_fp16 = m & Ox3FF;
57
            e_fp16 = (m>>10) & 1;
58
59
    else
60
            /* normal round parameters */
61
            Lbit1 = (m_fp32 \& 0x2000) >> 13
62
            Gbit1 = (m_fp32 \& 0x1000) >> 12
63
            Stky1 = OR(m_fp32 \& OxOFFF)
            RoundAdd1 := (~sign && (rm==RUP) && (Gbit1 | Stky1)) ||
65
                           (sign && (rm==RDN) && (Gbit1 | Stky1)) ||
66
                           (rm==RNE && Gbit1 &(Lbit1 | Stky1));
67
             /* overflow --> make it INF (depending on round mode rm) */
69
            if (e_fp32 (fp32_bias - fp16_bias + 31) ||
70
             (e_fp32 == (fp32_bias - fp16_bias + 30)) \&\& (m_fp32 > 0x7FE000) \&\& RoundAdd1:
71
                     e_fp16 := 0x1F
                     m_fp16 := 0x000
73
            else /* normal */
75
                     m = (m_fp32 \& 0x7FE000) >> 13;
76
                     m = m + RoundAdd1;
77
                     m_fp16 = m & Ox3FF;
78
                     e0 = (m>>10) & 1;
79
                     e_fp16 = e_fp32 - fp32_bias + fp16_bias + e0;
80
81
82
```

5.1. INTEL® AVX10.2 FP16 AND FP8 HELPER FUNCTION PSEUDOCODE CHAPTER 5. HELPER FUNCTIONS

```
83  /* set result */
84  res := 0x0
85  res |= e_fp16 << 10
86  res |= m_fp16
87  res |= sign
88  return res</pre>
```

Figure 5.1: minimum

```
def minimum(a,b):
        if a is SNAN or (a is QNAN and b is not SNAN):
2
            return QNAN(a)
3
        else if b is NAN:
4
           return QNAN(b)
5
        else if (a == +0.0 and b == -0.0) or (a == -0.0 and b == +0.0):
6
            return -0.0
        else if a <= b:
           return a
9
10
        else:
            return b
11
```

5.2 Intel® AVX10.2 MIN/MAX Function Pseudocode

Figure 5.2: minimumNumber

```
def minimum_number(a,b):
1
        if a is NAN and B is NAN:
2
             if a is SNAN or (a is QNAN and b is QNAN):
3
                 return QNAN(a)
4
             else: // a is QNAN and b is SNAN
5
                 return QNAN(b)
6
        else if a is NAN:
7
             return b
8
        else if b is NAN:
9
             return a
10
        else if (a == +0.0 \text{ and } b == -0.0) or (a == -0.0 \text{ and } b == +0.0):
11
             return -0.0
12
        else if a <= b:
13
             return a
14
        else:
15
             return b
16
```

Figure 5.3: minimumMagnitude

```
def minimum_magnitude(a,b):
1
        if a is SNAN or (a is QNAN and b is not SNAN):
2
             return QNAN(a)
3
        else if b is NAN:
4
            return QNAN(b)
5
        else if abs(a) < abs(b):</pre>
6
             return a
7
        else if abs(b) < abs(a):</pre>
8
9
             return b
        else:
10
             return minimum(a,b)
11
```

Figure 5.4: minimumMagnitudeNumber

```
def minimum_magnitude_number(a,b):
1
        if a is NAN and B is NAN:
2
             if a is SNAN or (a is QNAN and b is QNAN):
3
                 return QNAN(a)
4
             else: // a is QNAN and b is SNAN
5
                 return QNAN(b)
6
        else if a is NAN:
7
             return b
8
        else if b is NAN:
9
             return a
10
        else if abs(a) < abs(b):
11
             return a
12
        else if abs(b) < abs(a):</pre>
13
             return b
14
        else:
15
             return minimum_number(a,b)
16
```

Figure 5.5: maximum

```
def maximum(a,b):
         if a is SNAN or (a is QNAN and b is not SNAN):
2
             return QNAN(a)
3
         else if b is NAN:
4
             return QNAN(b)
5
         else if (a == +0.0 \text{ and } b == -0.0) or (a == -0.0 \text{ and } b == +0.0):
6
             return +0.0
7
         else if a >= b:
8
9
             return a
         else:
10
             return b
11
```

Figure 5.6: maximumNumber

```
def maximum_number(a,b):
1
         if a is NAN and B is NAN:
2
             if a is SNAN or (a is QNAN and b is QNAN):
3
                 return QNAN(a)
4
             else: // a is QNAN and b is SNAN
5
                 return QNAN(b)
6
         else if a is NAN:
7
             return b
8
         else if b is NAN:
9
             return a
10
         else if (a == +0.0 \text{ and } b == -0.0) or (a == -0.0 \text{ and } b == +0.0):
11
             return +0.0
12
         else if a \ge b:
13
             return a
14
         else:
15
             return b
16
```

Figure 5.7: maximumMagnitude

```
def maximum_magnitude(a,b):
        if a is SNAN or (a is QNAN and b is not SNAN):
2
            return QNAN(a)
3
        else if b is NAN:
4
            return QNAN(b)
5
        else if abs(a) > abs(b):
6
            return a
7
        else if abs(b) > abs(a):
8
9
            return b
        else:
10
            return maximum(a,b)
11
```

Figure 5.8: maximumMagnitudeNumber

```
def maximum_magnitude_number(a,b):
1
2
        if a is NAN and B is NAN:
            if a is SNAN or (a is QNAN and b is QNAN):
3
                return QNAN(a)
4
            else: // a is QNAN and b is SNAN
5
                return QNAN(b)
6
        else if a is NAN:
            return b
8
        else if b is NAN:
            return a
10
        else if abs(a) > abs(b):
11
            return a
12
        else if abs(b) > abs(a):
13
            return b
14
        else:
15
            return maximum_number(a,b)
16
```

Figure 5.9: minmax

```
def minmax(a,b,imm,daz,except):
1
        op_select := imm[1:0]; sign_control := imm[3:2]; nan_prop_select := imm[4]
2
3
        if daz == true:
4
            if a is denormal:
5
                 a.fraction := 0
6
            if b is denormal:
7
                 b.fraction := 0
        if except == true:
9
            if a is SNAN or b is SNAN:
10
                 set_MXCSR(IE)
11
            else if a is QNAN or b is QNAN:
12
                 // QNAN prevents lower-priority exceptions (SDM Vol.3A Table 6-8)
13
            else if a is denormal or b is denormal:
                 set MXCSR(DE)
15
16
        if nan_prop_select == 0: //propagate NaNs
17
            if op_select == 0:
18
                 tmp := minimum(a,b)
19
            else if op select == 1:
20
                 tmp := maximum(a,b)
21
            else if op_select == 2:
22
                 tmp := minimum_magnitude(a,b)
23
            else: //op_select == 3
24
                 tmp := maximum_magnitude(a,b)
25
        else: //do not propagate NaNs
26
            if op_select == 0:
27
                 tmp := minimum_number(a,b)
28
            else if op_select == 1:
29
                 tmp := maximum_number(a,b)
30
            else if op_select == 2:
31
                 tmp := minimum_magnitude_number(a,b)
32
            else: //op_select == 3
33
                 tmp := maximum_magnitude_number(a,b)
34
35
        if tmp is not NAN:
36
            if (sign control == 3):
37
                 tmp.sign := 1
38
            else if (sign_control == 2):
39
                 tmp.sign := 0
40
            else if (sign_control == 1) or (a is NAN):
41
                 // Keep sign of comparison result, i.e. tmp.sign is un-changed
42
            else: // sign_control == 0
43
                 tmp.sign := a.sign
        return tmp
45
```

5.3 Intel® AVX10.2 Saturating Conversion Helper Function Pseudocode

```
define convert_bf16_to_signed_byte_rne_saturate(src.bf16):
            /* VCVTBF162IBS converts brain-float16 floating point elements into
2
            signed byte integer elements. When a conversion is inexact, the rounding mode
            is RNE. If a converted result cannot be represented in the destination format
            then: In case value is too big, the INT_MAX value (2^(w-1)-1), where w
5
            represents the number of bits in the destination format) is returned. In case
6
            value is too small, the INT MIN value -(2^(w-1)) is returned. In case of NaN,
            (0) is returned. * /
8
9
            Dest;
10
            TMP = 0;
11
            IF (src.bf16==NaN):
13
                    TMP[31:0]=0x00000000; // return zero in case of NaN
            ELSE IF (src.bf16 > 127) || (src.bf16 == +INF):
15
                    TMP[31:0] = 0x0000007F;
                                               // saturate to max signed value
            ELSE IF (src.bf16 < -128) || (src.bf16 == -INF):
17
                    TMP[31:0]=0x000000080; // saturate to min signed value
            ELSE:
19
                    // make it fp32 and then convert to INT using RNE
20
                    TMP[31:0] = src.bf16 << 16
21
                    TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RNE(TMP);
22
23
            Dest.b = TMP[7:0];
25
            return Dest;
26
```

```
define convert_bf16_to_signed_byte_truncate_saturate(src.bf16):
2
            /* VCVTTBF162IBS converts brain-float16 floating point elements into
3
            signed byte integer elements. When a conversion is inexact, a truncated (round
4
            toward zero) result is returned. If a converted result cannot be represented in
5
            the destination format then: In case the value is too big, the INT_MAX value
6
            (2^(w-1)-1), where w represents the number of bits in the destination format) is
            returned. In case the value is too small, the INT_MIN value -(2^(w-1)) is returned.
8
            In case of NaN, (0) is returned. * /
9
10
            Dest;
11
            TMP = 0;
12
13
            IF (src.bf16==NaN):
14
                    TMP[31:0] = 0x000000000;
                                              // return zero in case of NaN
15
            ELSE IF (src.bf16 > 127) || (src.bf16 == +INF):
16
                    TMP[31:0] = 0x0000007F;
                                            // saturate to max signed value
17
            ELSE IF (src.bf16 < -128) \mid \mid (src.bf16 == -INF):
18
                    TMP[31:0]=0x00000080; // saturate to min signed value
19
            ELSE:
20
                    // make it fp32 and then convert to INT using RTZ (Truncate)
21
                    TMP[31:0] = src.bf16 << 16
22
                    TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RTZ(TMP);
23
24
            Dest.b = TMP[7:0];
25
            return Dest;
27
```

```
define convert_bf16_to_unsigned_byte_rne_saturate(src.bf16):
1
            /* VCVTBF162IUBS converts brain-float16 floating point elements into
2
            un-signed byte integer elements. When a conversion is inexact, the rounding
3
            mode is RNE. If a converted result cannot be represented in the destination
4
            format then: In case value is too big, the UINT_MAX value (2^w-1, where w
5
            represents the number of bits in the destination format) is returned. In case
6
            value is too small, the UINT_MIN value (0) is returned. In case of NaN, (0) is
            returned. * /
8
            Dest;
10
            TMP = 0;
11
12
            IF (src.bf16==NaN):
13
                    TMP[31:0]=0x00000000; // return zero in case of NaN
14
            ELSE IF (src.bf16 > 255) || (src.bf16 == +INF):
15
                    TMP[31:0]=0x000000FF; // saturate to max unsigned value
16
            ELSE IF (src.bf16 < 0) \mid \mid (src.bf16 == -INF):
17
                    TMP[31:0]=0x00000000; // saturate to min unsigned value
18
            ELSE:
19
                    // make it fp32 and then convert to INT using RNE
20
                    TMP[31:0] = src.bf16 << 16
21
                    TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RNE(TMP);
22
23
            Dest.b = TMP[7:0];
24
            return Dest;
25
```

```
define convert_bf16_to_unsigned_byte_truncate_saturate(src.bf16):
2
            /* VCVTTBF162IUBS converts brain-float16 floating point elements into
3
            un-signed byte integer elements. When a conversion is inexact, a truncated
4
            (round toward zero) result is returned. If a converted result cannot be
5
            represented in the destination format then: In case value is too big, the
6
            UINT_MAX value (2^w-1, where w represents the number of bits in the destination
            format) is returned. In case value is too small, the UINT_MIN value (0) is
8
            returned. In case of NaN, (0) is returned. * /
9
10
        Dest;
11
            TMP = 0;
12
13
            IF (src.bf16==NaN):
14
                    TMP[31:0]=0x00000000; // return zero in case of NaN
15
            ELSE IF (src.bf16 > 255) || (src.bf16 == +INF):
16
                    TMP[31:0]=0x000000FF; // saturate to max unsigned value
17
            ELSE IF (src.bf16 < 0) \mid \mid (src.bf16 == -INF):
18
                    TMP[31:0]=0x00000000; // saturate to min unsigned value
19
            ELSE:
20
                    // make it fp32 and then convert to INT using RTZ (Truncate)
21
                    TMP[31:0] = src.bf16 << 16
22
                    TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RTZ(TMP);
23
24
            Dest.b = TMP[7:0];
25
            return Dest;
```

```
define convert_fp16_to_signed_byte_saturate(src.fp16):
2
            /* VCVTPH2IBS converts half-precision floating point elements into
3
            signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and the value returned is rounded according to
5
            the rounding control bits in the MXCSR register or the embedded rounding
6
            control bits. If a converted result cannot be represented in the destination
            format, the floating-point invalid exception is raised, and if this exception
8
            is masked then: In case the value is too big, the INT_MAX value (2^(w-1)-1, where w
9
            represents the number of bits in the destination format) is returned. In case the
10
            value is too small, the INT_MIN value -(2^(w-1)) is returned. In case of NaN, (0)
11
             is returned. * /
12
            W=8;
                         // Byte destination size
13
            RC = MXCSR.RC
14
            EXP = 2^{(W-1)}
15
            OutOfDestRepresentation = Case (RC) :
16
                     RUP:
                                  ((src.fp16 \leftarrow -(EXP + 1)) \mid | (src.fp16 \rightarrow (EXP - 1))),
17
                     RDN:
                                  ((src.fp16 < -(EXP))
                                                               \parallel \pmod{\operatorname{src.fp16}} = (EXP)),
18
                     RTZ:
                                  ((src.fp16 <= -(EXP + 1))
                                                                | | (src.fp16 >= (EXP))),
19
                     RNE:
                                  ((src.fp16 < -(EXP + 1/2)) | (src.fp16 >= (EXP - 1/2)))
20
21
            Check IF (src.fp16 ==NaN) || (src.fp16 == +/-INF) ||OutOfDestRepresentation;
22
                                                                                          // IE=1
23
24
        Dest;
25
            TMP = 0;
27
            IF (src.fp16==NaN):
                     TMP[15:0]=0x0000; // return zero in case of NaN
29
30
            ELSE IF (src.fp16 >= 127) || (src.fp16 == +INF):
31
                     TMP[15:0]=0x007F; // saturate to max signed value
32
33
            ELSE IF (src.fp16 <=-128) || (src.fp16 == -INF):
34
                     TMP[15:0]=0x0080; // saturate to min signed value
35
36
            ELSE:
37
                     // convert to INT using MXCSR.RC
38
                     TMP[15:0] = Convert_fp16_to_integer16(src.fp16);
39
                     // MXCSR.PE is updated according to result
40
            IF (src.fp16 !=half(TMP)) && (NOT OutOfDestRepresentation ) : PE=1
42
            Dest.b = TMP[7:0];
43
            return Dest;
44
```

```
define convert_fp16_to_signed_byte_truncate_saturate(src.fp16):
1
2
            /* VCVTTPH2IBS converts half-precision floating point elements into
3
            signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and a truncated (round toward zero) result is
5
            returned. If a converted result cannot be represented in the destination
6
            format, the floating-point invalid exception is raised, and if this exception
            is masked then: In case the value is too big, the INT_MAX value (2^(w-1)-1, where w
8
            represents the number of bits in the destination format) is returned. In case the
9
            value is too small, the INT_MIN value -(2^(w-1)) is returned. In case of NaN, (0)
10
            is returned. * /
11
12
            W=8;
                         // Byte destination size
13
            RC = RTZ
14
            EXP = 2^{(W-1)}
15
            OutOfDestRepresentation = ((src.fp16 <= -(EXP + 1)) || (src.fp16 >= (EXP)));
16
            Check IF (src.fp16 == NaN) || (src.fp16 == +/-INF) ||OutOfDestRepresentation;
17
            // IE=1
18
19
        Dest;
20
            TMP = 0:
21
            IF (src.fp16==NaN):
22
                    TMP[15:0] = 0x0000;
                                          // return zero in case of NaN
23
24
            ELSE IF (src.fp16 \ge 127) || (src.fp16 == +INF):
25
                     TMP[15:0]=0x007F; // saturate to max signed value
                     // PE=1
27
            ELSE IF (src.fp16 <=-128) || (src.fp16 == -INF):
                     TMP[15:0]=0x0080; // saturate to min signed value
29
                     // PE=1
30
            ELSE:
31
                     // convert to INT using RTZ (Truncate)
32
                     TMP[15:0] = Convert_fp16_to_integer16_truncate(src.fp16<<16);</pre>
33
                     // MXCSR.PE is updated according to result
34
35
            IF (src.fp16 !=half(TMP)) && (NOT OutOfDestRepresentation ) : PE=1
36
37
            Dest.b = TMP[7:0];
38
            return Dest;
39
```

```
define convert_fp16_to_unsigned_byte_saturate(src.fp16):
1
2
            /* VCVTPH2IUBS converts half-precision floating point elements into
3
            un-signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and the value returned is rounded according to
5
            the rounding control bits in the MXCSR register or the embedded rounding
6
            control bits. If a converted result cannot be represented in the destination
            format, the floating-point invalid exception is raised, and if this exception
8
            is masked then: In case the value is too big, the UINT_MAX value (2^(w-1)), where w
9
            represents the number of bits in the destination format) is returned. In case the
10
            value is too small, the UINT_MIN value (0) is returned. In case of NaN, (0)
11
            is returned. * /
12
13
            W=8;
                         // Byte Destination Size
14
            RC = MXCSR.RC
15
            EXP = 2^(W)
16
            OutOfDestRepresentation = Case (RC) :
17
                     RUP:
                                  ((src.fp16 \leftarrow -1) \mid | (src.fp16 \rightarrow (EXP - 1))),
18
                     RDN:
                                  ((src.fp16 < 0) | | (src.fp16 >= (EXP))),
19
                     RTZ:
                                  ((src.fp16 \le -1) \mid | (src.fp16 \ge (EXP))),
20
                     RNE:
                                  ((src.fp16 < -1/2) \mid | (src.fp16 >= (EXP - 1/2)))
21
22
            Check IF (src.fp16 ==NaN) || (src.fp16 == +/-INF) ||OutOfDestRepresentation
23
                                                                                         // IE=1
24
25
            Dest;
            TMP = 0;
27
            IF (src.fp16==NaN):
                     TMP[15:0]=0x0000; // return zero in case of NaN
29
30
            ELSE IF (src.fp16 \ge 255) \mid \mid (src.fp16 == +INF):
31
                     TMP[15:0]=0x00FF; // saturate to max unsigned value
32
33
            ELSE IF (src.fp16 <=0 ) || (src.fp16 == -INF):
34
                     TMP[15:0]=0x0000; // saturate to min unsigned value
35
36
            ELSE:
37
                     // convert to INT using MXCSR.RC
38
                     TMP[15:0] = Convert_fp16_to_unsigned_integer16(src.fp16);
39
                     // MXCSR.PE is updated according to result
40
            IF (src.fp16 !=half(TMP)) && (NOT OutOfDestRepresentation ) : PE=1
42
            Dest.b = TMP[7:0];
43
            return Dest;
44
```

```
define convert_fp16_to_unsigned_byte_truncate_saturate(src.fp16):
1
2
            /* VCVTTPH2IUBS converts half-precision floating point elements into
3
            un-signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and a truncated (round toward zero) result is
5
            returned. If a converted result cannot be represented in the destination
6
            format, the floating-point invalid exception is raised, and if this exception
            is masked then: In case the value is too big, the UINT_MAX value (2^w-1, where w
8
            represents the number of bits in the destination format) is returned. In case the
9
            value is too small, the UINT_MIN value (0) is returned. In case of NaN, (0) is
10
            returned. * /
11
12
                        // Byte Destination Size
            W=8;
13
            RC = RTZ
14
            EXP = 2^(W)
15
            OutOfDestRepresentation = ((src.fp16 <= -1) || (src.fp16 >= (EXP)));
16
17
            Check IF (src.fp16 ==NaN) || (src.fp16 == +/-INF) ||OutOfDestRepresentation
18
                                                                                       // IE=1
19
20
            Dest;
21
            TMP = 0;
22
            IF (src.fp16==NaN):
23
                    TMP[15:0] = 0x0000;
                                         // return zero in case of NaN
24
25
            ELSE IF (src.fp16 \ge 255) || (src.fp16 == +INF):
                     TMP[15:0]=0x00FF; // saturate to max unsigned value
27
            ELSE IF (src.bf16 <=0) || (src.bf16 == -INF):
29
                    TMP[15:0]=0x0000; // saturate to min unsigned value
30
31
        ELSE:
32
                    // make it fp32 and then convert to INT using RTZ (Truncate)
33
                    TMP[15:0] = Convert_fp16_to_unsigned_integer16_truncate(src.fp16);
34
                     // MXCSR.PE is updated according to result
35
            IF (src.fp16 !=half(TMP)) && (NOT OutOfDestRepresentation ) : PE=1
36
            Dest.b = TMP[7:0];
37
            return Dest;
```

```
define convert_fp32_to_signed_byte_saturate(src.fp32):
2
3
            /* VCVTPS2IBS converts single-precision floating point elements into
4
            signed byte integer elements. When a conversion is inexact, floating-point
5
            precision exception is raised and the value returned is rounded according to
6
            the rounding control bits in the MXCSR register or the embedded rounding
            control bits. If a converted result cannot be represented in the destination
8
            format, the floating-point invalid exception is raised, and if this exception
9
            is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w
10
            represents the number of bits in the destination format) is returned. If value
11
            is too small, the INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is
12
            returned. * /
13
14
                         // Byte destination size
            W=8;
15
            RC = MXCSR.RC
16
            EXP = 2^{(W-1)}
17
            OutOfDestRepresentation = Case (RC) :
18
                     RUP:
                                  ((src.fp32 \leftarrow -(EXP + 1)) \mid | (src.fp32 > (EXP - 1))),
19
                     RDN:
                                                               \parallel (src.fp32 >= (EXP))),
                                  ((src.fp32 < -(EXP))
20
                     RTZ:
                                  ((src.fp32 <= -(EXP + 1))
                                                               \parallel (src.fp32 >= (EXP))),
21
                                  ((src.fp32 < -(EXP + 1/2)) || (src.fp32 >= (EXP - 1/2)))
                     RNF:
22
23
            Check IF (src.fp32 ==NaN) || (src.fp32 == +/-INF) ||OutOfDestRepresentation;
24
                                                                                         // IE=1
25
            Dest;
27
            TMP = 0;
28
29
            IF (src.fp32==NaN):
30
                     TMP[31:0]=0x000000000; // return zero in case of NaN
31
            ELSE IF (src.fp32 >= 127) || (src.fp32 == +INF):
32
                     TMP[31:0] = 0x0000007F;
                                                // saturate to max signed value
33
            ELSE IF (src.fp32 \le -128) \mid | (src.fp32 == -INF):
34
                     TMP [31:0] = 0x00000080;
                                            // saturate to min signed value
35
            ELSE:
36
                     // (-128 < x < 127) make it fp32 and then convert to INT using MXCSR.RC
37
                     TMP[31:0] = Convert Single Precision Floating Point To Integer(src.fp32);
38
                                              // MXCSR.PE is updated according to result
39
40
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
            Dest.b = TMP[7:0];
42
            return Dest;
```

```
define convert_fp32_to_signed_byte_truncate_saturate(src.fp32):
2
            /* VCVTTPS2IBS converts single-precision floating point elements into
3
            signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and a truncated (round toward zero) result is
5
            returned. If a converted result cannot be represented in the destination
6
            format, the floating-point invalid exception is raised, and if this exception
            is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w
8
            represents the number of bits in the destination format) is returned. If value
9
            is too small, the INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is
10
            returned. * /
11
12
            Dest;
13
            TMP = 0;
14
15
            W=8; // Byte destination size
16
            RC = RTZ
17
            EXP = 2^{(W-1)}
18
            OutOfDestRepresentation = ((src.fp32 <=-(EXP + 1)) || (src.fp32 >= EXP));
19
20
            IF ((src.fp32 ==NaN) ||
21
               (src.fp32 == +INF || src.fp32 == -INF) ||
22
               OutOfDestRepresentation):
23
               // signal IE=1
24
25
            IF (src.fp32 ==NaN):
               TMP[31:0]=0x00000000; // return zero in case of NaN
27
            ELIF (src.fp32 >= 127) || (src.fp32 == +INF):
28
                TMP[31:0]=0x0000007F; // saturate to max signed value
29
            ELIF (src.fp32 \le -128) || (src.fp32 == -INF):
30
                TMP[31:0]=0x00000080; // saturate to min signed value
31
            ELSE:
32
                // make it fp32 and then convert to INT using RTZ (Truncate)
33
                TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RTZ(src.fp32);
34
                // set PE if inexact conversion.
35
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
36
            Dest.b = TMP[7:0];
37
38
            return Dest;
39
```

```
define convert_fp32_to_unsigned_byte_saturate(src.fp32):
2
            /* VCVTBF162IUBS converts brain-float16 floating point elements into
3
            un-signed byte integer elements. When a conversion is inexact, the rounding
            mode is RNE. If a converted result cannot be represented in the destination
5
            format then: In case value is too big, the UINT_MAX value (2^w-1, where w
6
            represents the number of bits in the destination format) is returned. In case
            value is too small, the UINT_MIN value (0) is returned. In case of NaN, (0) is
8
            returned. * /
9
10
            TMP = 0;
11
                         // Byte Destination Size
            W=8;
12
            RC = MXCSR.RC
13
            OutOfDestRepresentation = ((src.fp32 \le -1) \mid | (src.fp32 \ge (2^w)))
14
15
            IF ((src.fp32 ==NaN) || (src.fp32 == +/-INF) ||OutOfDestRepresentation)):
16
                // signal IE=1
17
18
            Dest;
19
            TMP = 0;
20
            IF (src.fp32==NaN):
21
                     TMP[31:0] = 0x00000000;
                                             // return zero in case of NaN
22
23
            ELSE IF (src.fp32 > 255) \mid \mid (src.fp32 == +INF):
24
                     TMP[31:0] = 0x000000FF;
                                             // saturate to max unsigned value
25
            ELSE IF (src.fp32 < 0) \mid \mid (src.fp32 == -INF):
27
                     TMP[31:0] = 0x000000000;
                                             // saturate to min unsigned value
            ELSE:
29
                     // convert to INT using MXCSR or embedded rounding mode
30
                     TMP[31:0] = Convert_Single_Precision_Floating_Point_To_UInteger(src.fp32);
31
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
32
            Dest.b = TMP[7:0];
33
            return Dest;
34
```

```
define convert_fp32_to_unsigned_byte_truncate_saturate(src.fp32):
1
2
            /* VCVTTPS2IUBS converts single-precision floating point elements into
3
            un-signed byte integer elements. When a conversion is inexact, floating-point
            precision exception is raised and a truncated (round toward zero) result is
5
            returned. If a converted result cannot be represented in the destination
6
            format, the floating-point invalid exception is raised, and if this exception
            is masked then: If value is too big, the UINT_MAX value (2^w-1, where w
8
            represents the number of bits in the destination format) is returned. If value
9
            is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned. */
10
11
            Dest;
12
            TMP = 0;
13
            W=8;
                         // Byte Destination Size
14
            RC = RTZ
15
            OutOfDestRepresentation = ((src.fp32 \leftarrow -1) \mid | (src.fp32 \rightarrow (2^w)))
16
17
            IF (src.fp32 ==NaN) || (src.fp32 == +/-INF) || OutOfDestRepresentation:
18
                 // signal IE=1
19
20
            IF (src.fp32==NaN):
21
                     TMP[31:0]=0x00000000; // return zero in case of NaN
22
23
                ELSE IF (src.fp32 > 255) \mid \mid (src.fp32 == +INF):
24
                     TMP[31:0] = 0x000000FF;
                                              // saturate to max unsigned value
25
            ELSE IF (src.fp32 < 0) \mid \mid (src.fp32 == -INF):
27
                     TMP[31:0] = 0x000000000;
                                             // saturate to min unsigned value
28
29
            ELSE:
30
                     // convert to INT using RTZ (Truncate)
31
                     TMP = src.fp32
32
                     TMP[31:0] = Convert_Single_Precision_Floating_Point_To_UInteger_RTZ(TMP);
33
                             // MXCSR.PE is updated according to result
34
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
35
            Dest.b = TMP[7:0];
36
            return Dest;
37
```

```
define convert_SP_to_DW_SignedInteger_TruncateSaturate(src.fp32):
2
            /* VCVTTPS2DQS converts single-precision floating point elements into signed
3
            double word Integer elements. When a conversion is inexact, floating-point
            precision exception is raised and a truncated (round toward zero) result is
5
            returned. If a converted result cannot be represented in the destination
6
            format, the floating-point invalid exception is raised, and if this exception
            is masked then: If value is too big, the UINT_MAX value (2^w-1, where w
8
            represents the number of bits in the destination format) is returned. If value
9
            is too small, the INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is returned. */
10
11
            Dest;
12
            TMP = 0;
13
14
            W = 32;
                          // DW destination size
15
            RC = RTZ
16
            OutOfDestRepresentation = ((src.fp32 \leftarrow -(2^(w-1) + 1)))
17
                                         (src.fp32 >= (2^(w-1)))
18
                                        );
19
20
            IF (src.fp32 ==NaN) || (src.fp32 == +/-INF) ||OutOfDestRepresentation:
21
                // signal IE=1
22
23
            IF (src.fp32==NaN):
24
                     TMP[31:0]=0x00000000; // return zero in case of NaN
25
            ELSE IF (src.fp32 >= +2^31 - 1) || (src.fp32 == +INF):
                     TMP [31:0] = 0x7FFFFFFF;
                                               // saturate to max signed value
27
            ELSE IF (src.fp32 \leftarrow -2^31) || (src.fp32 == -INF):
                     TMP[31:0] = 0x80000000;
                                               // saturate to min signed value
29
            ELSE:
30
                     // make it fp32 and then convert to INT using RTZ (Truncate)
31
                     //set PE if inexact conversion
32
                     TMP[31:0] = Convert_SP_TO_DW_SignedInteger_RTZ(src.fp32);
33
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
34
            Dest.dw = TMP[31:0];
35
            return Dest;
36
```

```
define convert_SP_to_DW_UnSignedInteger_TruncateSaturate(src.fp32):
2
            /* VCVTTPS2UDQS converts single-precision floating point elements into
3
            unsigned double word Integer elements. When a conversion is inexact,
            floating-point precision exception is raised and a truncated (round
5
            toward zero) result is returned. If a converted result cannot be
6
            represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
9
            bits in the destination format) is returned. If value is too small, the
10
            UINT_MIN value (0) is returned. For NaN, (0) is returned. */
11
12
            Dest;
13
            TMP = 0;
14
15
            W = 32;
                          // DW destination size
16
            RC = RTZ
17
            EXP = 2^(W)
18
            OutOfDestRepresentation = ((src.fp32 <=-1) || (src.fp32 >= EXP));
19
20
            IF ((src.fp32 ==NaN) ||
21
               (src.fp32 == +INF || src.fp32 == -INF) ||
22
               OutOfDestRepresentation):
23
                // signal IE=1
24
25
            IF (src.fp32 == NaN):
                TMP[31:0] = 0x000000000;
                                               // return zero in case of NaN
27
            ELIF (src.fp32 \ge 2^32 - 1) || (src.fp32 == +INF):
                                          // saturate to max unsigned value
                TMP[31:0] = 0xFFFFFFFF;
29
            ELIF (src.fp32 \le 0) || (src.fp32 == -INF):
30
                TMP[31:0] = 0x000000000; // saturate to min unsigned value
31
            ELSE:
32
                 // Convert to fp32 and then convert to INT using RTZ (Truncate)
33
                TMP[31:0] = Convert_Single_Precision_Floating_Point_To_Integer_RTZ(src.fp32);
34
                // set PE if inexact conversion.
35
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
36
            Dest.Dword = TMP[31:0];
37
38
39
            return Dest;
```

```
define convert_SP_to_QW_SignedInteger_TruncateSaturate(src.fp32):
2
            /* VCVTTPS2QQS converts single-precision floating point elements into
3
            packed signed quadword Integer elements. When a conversion is inexact,
            floating-point precision exception is raised and a truncated (round
5
            toward zero) result is returned. If a converted result cannot be
6
            represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
9
            bits in the destination format) is returned. If value is too small, the
10
            INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is returned. */
11
12
            Dest;
13
            TMP = 0;
14
                          // DW destination size
            W = 64;
15
            RC = RTZ
16
            EXP = 2^{(W-1)}
17
            OutOfDestRepresentation = ((src.fp32 <= -(EXP + 1)) || (src.fp32 >= (EXP)));
18
19
            IF (src.fp32 == NaN) || (src.fp32 == +/-INF) ||OutOfDestRepresentation):
20
                // signal IE=1
21
22
            IF (src.fp32==NaN):
23
                    TMP[63:0]=0x000000000.00000000; // return zero in case of NaN
24
            ELSE IF (src.fp32 >= +2^31 - 1) || (src.fp32 == +INF):
25
                                                        // saturate to max signed value
                    TMP[63:0]=0x7FFFFFFF.FFFFFF;
            ELSE IF (src.fp32 \leftarrow -2^31) || (src.fp32 == -INF):
27
                    TMP[63:0] = 0x80000000.000000000;
                                                        // saturate to min signed value
            ELSE:
29
                     // convert to INT using RTZ (Truncate)//set PE if inexact conversion
30
                    TMP[63:0] = Convert_SP_T0_QW_SignedInteger_RTZ(src.fp32);
31
            IF (src.fp32 != float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
32
            Dest.qw = TMP[63:0];
```

```
define convert_SP_to_QW_UnSignedInteger_TruncateSaturate(src.fp32):
2
            /* VCVTTPS2UQQS converts single-precision floating point elements into
3
            packed unsigned quadword Integer elements. When a conversion is
            inexact, floating-point precision exception is raised and a truncated
5
            (round toward zero) result is returned. If a converted result cannot
6
            be represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
            bits in the destination format) is returned. If value is too small, the
10
            UINT_MIN value (0) is returned. For NaN, (0) is returned. */
11
12
            Dest;
13
            TMP = 0;
14
15
            W = 64:
                          // QW destination size
16
            EXP = 2^{(W)}
17
            OutOfDestRepresentation = ((src.fp32 <=-1) || (src.fp32 >= EXP));
18
19
            IF ((src.fp32 == NaN) ||
20
               (src.fp32 == +INF \mid | src.fp32 == -INF) \mid |
21
               OutOfDestRepresentation):
22
                // Signal IE=1
23
24
            IF (src.fp32 == NaN):
25
                TMP[63:0] = 0x00000000.000000000;
                                                        // return zero in case of NaN
            ELIF (src.fp32 >= EXP - 1) || (src.fp32 == +INF):
27
                TMP[63:0]=0xFFFFFFFF.FFFFFF;
                                                    // saturate to max unsigned value
            ELIF (src.fp32 \le 0) || (src.fp32 == -INF):
29
                TMP[63:0]=0x00000000.00000000; // saturate to min unsigned value
30
            ELSE:
31
                // make it fp32 and then convert to INT using RTZ (Truncate)
32
                TMP[63:0] = cvt_SP_FP_To_QW_Integer_RTZ(src.fp32);
33
                 // set PE if inexact conversion.
34
            IF (src.fp32!= float(TMP)) && (NOT OutOfDestRepresentation) : PE=1
35
            Dest.Qword = TMP[63:0];
36
37
            return Dest;
```

```
define convert_DP_to_DW_SignedInteger_TruncateSaturate(src.fp64):
2
            /* VCVTTPD2DQS converts double-precision floating point elements into
3
            signed double word Integer elements. When a conversion is inexact,
            floating-point precision exception is raised and a truncated (round
5
            toward zero) result is returned. If a converted result cannot be
6
            represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^(w-1)-1), where w represents the number of
9
            bits in the destination format) is returned. If value is too small, the
10
            INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is returned. */
11
12
            Dest;
13
            TMP = 0;
14
            W = 32;
15
            EXP = 2^{(W-1)}
16
            RC = RTZ
17
            OutOfDestRepresentation = ((src.fp64 <= -(EXP + 1)) || (src.fp64 >= (EXP)));
18
19
            IF (src.fp64 == NaN) || (src.fp64 == +/-INF) || OutOfDestRepresentation:
20
                // signal IE=1
21
22
            IF (src.fp64==NaN):
23
                     TMP[31:0]=0x00000000; // return zero in case of NaN
24
                     ELSE IF (src.fp64 >= +2^31 - 1) || (src.fp64 == +INF):
25
                     TMP [31:0] = 0x7FFFFFFF;
                                              // saturate to max signed value
            ELSE IF (src.fp64 \le -2^31) || (src.fp64 == -INF):
27
                     TMP[31:0] = 0x80000000;
28
                                             // saturate to min signed value
            ELSE:
29
                     //make it fp64 and convert to INT using RTZ (Truncate)
30
                     //set PE if inexact conversion
31
                     TMP[31:0] = Convert_DP_T0_DW_SignedInteger_RTZ(src.fp64);
32
            IF (src.fp64 != double(TMP)) & (NOT OutOfDestRepresentation) : PE=1
33
            Dest.dw = TMP[31:0];
34
            return Dest;
35
```

```
define convert_DP_to_DW_UnSignedInteger_TruncateSaturate(src.fp64):
2
            /* VCVTTPD2UDQS converts double-precision floating point elements into
3
            unsigned double word Integer elements. When a conversion is inexact,
            floating-point precision exception is raised and a truncated (round
5
            toward zero) result is returned. If a converted result cannot be
6
            represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
            bits in the destination format) is returned. If value is too small, the
10
            UINT_MIN value (0) is returned. For NaN, (0) is returned. */
12
            Dest;
13
            TMP = 0;
14
            W = 32;
                          // QW destination size
15
            EXP = 2^(W)
16
            OutOfDestRepresentation = ((src.fp64 <=-1) || (src.fp64 >= EXP));
17
18
            IF (src.fp64 == NaN) ||
19
               (src.fp64 == +INF || src.fp64 == -INF) ||
20
               OutOfDestRepresentation:
21
                // Signal IE=1
22
23
            IF (src.fp64 < 0) \mid | (src.fp64 > EXP - 1):
24
                // Signal PE=1
25
            IF (src.fp64==NaN):
27
                    TMP[31:0]=0x00000000; // return zero in case of NaN
            ELSE IF (src.fp64 >= +2^32 - 1) || (src.fp64 == +INF):
29
                    TMP[31:0] = 0xFFFFFFFF;
                                              // saturate to max signed value
30
            ELSE IF (src.fp64 <=0) || (src.fp64 == -INF):
31
                    TMP[31:0] = 0x00000000;
                                            // saturate to min signed value
32
            ELSE:
33
                     // make it fp64 and then convert to INT using RTZ (Truncate)
34
                     //set PE if inexact conversion
35
                    TMP[31:0] = Convert_DP_T0_DW_UnSignedInteger_RTZ(src.fp64);
36
            IF (src.fp64 != double(TMP)) & (NOT OutOfDestRepresentation) : PE=1
37
            Dest.dw = TMP[31:0];
38
39
            return Dest;
```

```
define convert_DP_to_QW_SignedInteger_TruncateSaturate(src.fp64):
2
            /* VCVTTPD2QQS converts double-precision floating point elements into
3
            packed signed quadword Integer elements. When a conversion is inexact,
            floating-point precision exception is raised and a truncated (round
5
            toward zero) result is returned. If a converted result cannot be
6
            represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
9
            bits in the destination format) is returned. If value is too small, the
10
            INT_MIN value -(2^(w-1)) is returned. For NaN, (0) is returned. */
11
12
            Dest = 0;
13
            TMP = 0;
14
            W = 64;
                          // QW destination size
15
            EXP=2^(W-1)
16
            RC = RTZ
17
            OutOfDestRepresentation = ((src.fp64 <= -(EXP + 1)) || (src.fp64 >= (EXP)));
18
19
            IF ((src.fp64 == NAN) || (x == +-INF) || OutOfDestRepresentation):
20
                // signal IE=1
21
22
            IF (src.fp64==NaN):
23
                     TMP[63:0]=0x000000000.00000000; // return zero in case of NaN
24
            ELSE IF (src.fp64 \ge EXP - 1) \mid | (src.fp64 == +INF):
25
                     TMP[63:0]=7FFFFFFF.FFFFFF;
                                                      // saturate to max signed value
            ELSE IF (src.fp64 \le EXP) \mid | (src.fp64 == -INF):
27
                     TMP[63:0] = 0x80000000.000000000;
                                                        // saturate to min signed value
            ELSE:
29
                     // convert to INT using RTZ (Truncate)
30
                     //set PE if inexact conversion
31
                     TMP[63:0] = Convert_DP_To_QW_SignedInteger_RTZ(src.fp64);
32
            IF (src.fp64 != double(TMP)) & (NOT OutOfDestRepresentation) : PE=1
33
            Dest.qw = TMP[63:0];
34
            return Dest;
35
```

```
define convert_DP_to_QW_UnSignedInteger_TruncateSaturate(src.fp64):
2
            /* VCVTTPD2UQQS converts double-precision floating point elements into
3
            packed unsigned quadword Integer elements. When a conversion is
            inexact, floating-point precision exception is raised and a truncated
5
            (round toward zero) result is returned. If a converted result cannot
6
            be represented in the destination format, the floating-point invalid
            exception is raised, and if this exception is masked then: If value is
8
            too big, the UINT_MAX value (2^w-1, where w represents the number of
            bits in the destination format) is returned. If value is too small, the
10
            UINT_MIN value (0) is returned. For NaN, (0) is returned. */
11
12
            Dest;
13
            TMP = 0;
14
            EXP = 2^(W)
15
            OutOfDestRepresentation = ((src.fp64 <=-1) || (src.fp64 >= EXP))
16
17
            IF (src.fp64 ==NaN) || (src.fp64 == +/-INF) || OutOfDestRepresentation:
18
                // signal IE=1
19
20
            IF (src.fp64==NaN):
21
                    TMP[63:0]=0x00000000.00000000; // return zero in case of NaN
22
            ELSE IF (src.fp64 \ge EXP) \mid \mid (src.fp64 == +INF):
23
                    TMP[63:0]=FFFFFFFF.FFFFFF;
                                                     // saturate to max signed value
24
            ELSE IF (src.fp64 <=0 ) || (src.fp64 == -INF):
25
                    TMP[63:0] = 0x00000000.00000000;
                                                      // saturate to min signed value
            ELSE:
27
                    // make it fp32 and then convert to INT using RTZ (Truncate)
28
                    //set PE if inexact conversion
29
                    TMP[63:0] = Convert_DP_To_QW_UnSignedInteger_RTZ(src.fp64);
30
            IF (src.fp64 != double(TMP)) & (NOT OutOfDestRepresentation) : PE=1
31
            Dest.qw = TMP[63:0];
32
            return Dest;
```

Chapter 6

INSTRUCTION TABLE

FAMILY: AVX10.2	OPERANDS	ENCSPACE
VADDBF16	xmm1, xmm2, xmm3/m128	EVEX
VADDBF16	ymm1, ymm2, ymm3/m256	EVEX
VADDBF16	zmm1, zmm2, zmm3/m512	EVEX
VCMPBF16	k1, xmm2, xmm3/m128, imm8	EVEX
VCMPBF16	k1, ymm2, ymm3/m256, imm8	EVEX
VCMPBF16	k1, zmm2, zmm3/m512, imm8	EVEX
VCOMISBF16	xmm1, xmm2/m16	EVEX
VCOMXSD	xmm1, xmm2/m64	EVEX
VCOMXSH	xmm1, xmm2/m16	EVEX
VCOMXSS	xmm1, xmm2/m32	EVEX
VCVT2PH2BF8	xmm1, xmm2, xmm3/m128	EVEX
VCVT2PH2BF8	ymm1, ymm2, ymm3/m256	EVEX
VCVT2PH2BF8	zmm1, zmm2, zmm3/m512	EVEX
VCVT2PH2BF8S	xmm1, xmm2, xmm3/m128	EVEX
VCVT2PH2BF8S	ymm1, ymm2, ymm3/m256	EVEX
VCVT2PH2BF8S	zmm1, zmm2, zmm3/m512	EVEX
VCVT2PH2HF8	xmm1, xmm2, xmm3/m128	EVEX
VCVT2PH2HF8	ymm1, ymm2, ymm3/m256	EVEX
VCVT2PH2HF8	zmm1, zmm2, zmm3/m512	EVEX
VCVT2PH2HF8S	xmm1, xmm2, xmm3/m128	EVEX
VCVT2PH2HF8S	ymm1, ymm2, ymm3/m256	EVEX
VCVT2PH2HF8S	zmm1, zmm2, zmm3/m512	EVEX
VCVT2PS2PHX	xmm1, xmm2, xmm3/m128	EVEX
VCVT2PS2PHX	ymm1, ymm2, ymm3/m256	EVEX
VCVT2PS2PHX	zmm1, zmm2, zmm3/m512	EVEX
VCVTBF162IBS	xmm1, xmm2/m128	EVEX
VCVTBF162IBS	ymm1, ymm2/m256	EVEX
VCVTBF162IBS	zmm1, zmm2/m512	EVEX
VCVTBF162IUBS	xmm1, xmm2/m128	EVEX
VCVTBF162IUBS	ymm1, ymm2/m256	EVEX
VCVTBF162IUBS	zmm1, zmm2/m512	EVEX
VCVTBIASPH2BF8	xmm1, xmm2, xmm3/m128	EVEX
VCVTBIASPH2BF8	xmm1, ymm2, ymm3/m256	EVEX
VCVTBIASPH2BF8	ymm1, zmm2, zmm3/m512	EVEX
VCVTBIASPH2BF8S	xmm1, xmm2, xmm3/m128	EVEX
VCVTBIASPH2BF8S	xmm1, ymm2, ymm3/m256	EVEX
VCVTBIASPH2BF8S	ymm1, zmm2, zmm3/m512	EVEX
VCVTBIASPH2HF8	xmm1, xmm2, xmm3/m128	EVEX
VCVTBIASPH2HF8	xmm1, ymm2, ymm3/m256	EVEX
VCVTBIASPH2HF8	ymm1, zmm2, zmm3/m512	EVEX

FAMILY: AVX10.2	OPERANDS	ENCSPACE
		(contd.)
VCVTBIASPH2HF8S	xmm1, xmm2, xmm3/m128	EVEX
VCVTBIASPH2HF8S	xmm1, ymm2, ymm3/m256	EVEX
VCVTBIASPH2HF8S	ymm1, zmm2, zmm3/m512	EVEX
VCVTHF82PH	xmm1, xmm2/m64	EVEX
VCVTHF82PH	ymm1, xmm2/m128	EVEX
VCVTHF82PH	zmm1, ymm2/m256	EVEX
VCVTPH2BF8	xmm1, xmm2/m128	EVEX
VCVTPH2BF8	xmm1, ymm2/m256	EVEX
VCVTPH2BF8	ymm1, zmm2/m512	EVEX
VCVTPH2BF8S	xmm1, xmm2/m128	EVEX
VCVTPH2BF8S	xmm1, ymm2/m256	EVEX
VCVTPH2BF8S	ymm1, zmm2/m512	EVEX
VCVTPH2HF8	xmm1, xmm2/m128	EVEX
VCVTPH2HF8	xmm1, ymm2/m256	EVEX
VCVTPH2HF8	ymm1, zmm2/m512	EVEX
VCVTPH2HF8S	xmm1, xmm2/m128	EVEX
VCVTPH2HF8S	xmm1, ymm2/m256	EVEX
VCVTPH2HF8S	ymm1, zmm2/m512	EVEX
VCVTPH2IBS	xmm1, xmm2/m128	EVEX
VCVTPH2IBS	ymm1, ymm2/m256	EVEX
VCVTPH2IBS	zmm1, zmm2/m512	EVEX
VCVTPH2IUBS	xmm1, xmm2/m128	EVEX
VCVTPH2IUBS	ymm1, ymm2/m256	EVEX
VCVTPH2IUBS	zmm1, zmm2/m512	EVEX
VCVTPS2IBS	xmm1, xmm2/m128	EVEX
VCVTPS2IBS	ymm1, ymm2/m256	EVEX
VCVTPS2IBS	zmm1, zmm2/m512	EVEX
VCVTPS2IUBS	xmm1, xmm2/m128	EVEX
VCVTPS2IUBS	ymm1, ymm2/m256	EVEX
VCVTPS2IUBS	zmm1, zmm2/m512	EVEX
VCVTTBF162IBS	xmm1, xmm2/m128	EVEX
VCVTTBF162IBS	ymm1, ymm2/m256	EVEX
VCVTTBF162IBS	zmm1, zmm2/m512	EVEX
VCVTTBF162IUBS	xmm1, xmm2/m128	EVEX
VCVTTBF162IUBS	ymm1, ymm2/m256	EVEX
VCVTTBF162IUBS	zmm1, zmm2/m512	EVEX
VCVTTPD2DQS	xmm1, xmm2/m128	EVEX
VCVTTPD2DQS	xmm1, ymm2/m256	EVEX
VCVTTPD2DQS	ymm1, zmm2/m512	EVEX
VCVTTPD2QQS	xmm1, xmm2/m128	EVEX
VCVTTPD2QQS	ymm1, ymm2/m256	EVEX

FAMILY: AVX10.2	OPERANDS	ENCSPACE
		(contd.)
VCVTTPD2QQS	zmm1, zmm2/m512	EVEX
VCVTTPD2UDQS	xmm1, xmm2/m128	EVEX
VCVTTPD2UDQS	xmm1, ymm2/m256	EVEX
VCVTTPD2UDQS	ymm1, zmm2/m512	EVEX
VCVTTPD2UQQS	xmm1, xmm2/m128	EVEX
VCVTTPD2UQQS	ymm1, ymm2/m256	EVEX
VCVTTPD2UQQS	zmm1, zmm2/m512	EVEX
VCVTTPH2IBS	xmm1, xmm2/m128	EVEX
VCVTTPH2IBS	ymm1, ymm2/m256	EVEX
VCVTTPH2IBS	zmm1, zmm2/m512	EVEX
VCVTTPH2IUBS	xmm1, xmm2/m128	EVEX
VCVTTPH2IUBS	ymm1, ymm2/m256	EVEX
VCVTTPH2IUBS	zmm1, zmm2/m512	EVEX
VCVTTPS2DQS	xmm1, xmm2/m128	EVEX
VCVTTPS2DQS	ymm1, ymm2/m256	EVEX
VCVTTPS2DQS	zmm1, zmm2/m512	EVEX
VCVTTPS2IBS	xmm1, xmm2/m128	EVEX
VCVTTPS2IBS	ymm1, ymm2/m256	EVEX
VCVTTPS2IBS	zmm1, zmm2/m512	EVEX
VCVTTPS2IUBS	xmm1, xmm2/m128	EVEX
VCVTTPS2IUBS	ymm1, ymm2/m256	EVEX
VCVTTPS2IUBS	zmm1, zmm2/m512	EVEX
VCVTTPS2QQS	xmm1, xmm2/m64	EVEX
VCVTTPS2QQS	ymm1, xmm2/m128	EVEX
VCVTTPS2QQS	zmm1, ymm2/m256	EVEX
VCVTTPS2UDQS	xmm1, xmm2/m128	EVEX
VCVTTPS2UDQS	ymm1, ymm2/m256	EVEX
VCVTTPS2UDQS	zmm1, zmm2/m512	EVEX
VCVTTPS2UQQS	xmm1, xmm2/m64	EVEX
VCVTTPS2UQQS	ymm1, xmm2/m128	EVEX
VCVTTPS2UQQS	zmm1, ymm2/m256	EVEX
VCVTTSD2SIS	r32, xmm1/m64	EVEX
VCVTTSD2SIS	r64, xmm1/m64	EVEX
VCVTTSD2USIS	r32, xmm1/m64	EVEX
VCVTTSD2USIS	r64, xmm1/m64	EVEX
VCVTTSS2SIS	r32, xmm1/m32	EVEX
VCVTTSS2SIS	r64, xmm1/m32	EVEX
VCVTTSS2USIS	r32, xmm1/m32	EVEX
VCVTTSS2USIS	r64, xmm1/m32	EVEX
VDIVBF16	xmm1, xmm2, xmm3/m128	EVEX
VDIVBF16	ymm1, ymm2, ymm3/m256	EVEX

FAMILY: AVX10.2	OPERANDS	ENCSPACE
		(contd.)
VDIVBF16	zmm1, zmm2, zmm3/m512	EVEX
VDPPHPS	xmm1, xmm2, xmm3/m128	EVEX
VDPPHPS	ymm1, ymm2, ymm3/m256	EVEX
VDPPHPS	zmm1, zmm2, zmm3/m512	EVEX
VFMADD132BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMADD132BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMADD132BF16	zmm1, zmm2, zmm3/m512	EVEX
VFMADD213BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMADD213BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMADD213BF16	zmm1, zmm2, zmm3/m512	EVEX
VFMADD231BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMADD231BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMADD231BF16	zmm1, zmm2, zmm3/m512	EVEX
VFMSUB132BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMSUB132BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMSUB132BF16	zmm1, zmm2, zmm3/m512	EVEX
VFMSUB213BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMSUB213BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMSUB213BF16	zmm1, zmm2, zmm3/m512	EVEX
VFMSUB231BF16	xmm1, xmm2, xmm3/m128	EVEX
VFMSUB231BF16	ymm1, ymm2, ymm3/m256	EVEX
VFMSUB231BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMADD132BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMADD132BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMADD132BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMADD213BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMADD213BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMADD213BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMADD231BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMADD231BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMADD231BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMSUB132BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMSUB132BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMSUB132BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMSUB213BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMSUB213BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMSUB213BF16	zmm1, zmm2, zmm3/m512	EVEX
VFNMSUB231BF16	xmm1, xmm2, xmm3/m128	EVEX
VFNMSUB231BF16	ymm1, ymm2, ymm3/m256	EVEX
VFNMSUB231BF16	zmm1, zmm2, zmm3/m512	EVEX
VFPCLASSBF16	k1, xmm2/m128, imm8	EVEX

FAMILY: AVX10.2	OPERANDS	ENCSPACE
		(contd.)
VFPCLASSBF16	k1, ymm2/m256, imm8	EVEX
VFPCLASSBF16	k1, zmm2/m512, imm8	EVEX
VGETEXPBF16	xmm1, xmm2/m128	EVEX
VGETEXPBF16	ymm1, ymm2/m256	EVEX
VGETEXPBF16	zmm1, zmm2/m512	EVEX
VGETMANTBF16	xmm1, xmm2/m128, imm8	EVEX
VGETMANTBF16	ymm1, ymm2/m256, imm8	EVEX
VGETMANTBF16	zmm1, zmm2/m512, imm8	EVEX
VMAXBF16	xmm1, xmm2, xmm3/m128	EVEX
VMAXBF16	ymm1, ymm2, ymm3/m256	EVEX
VMAXBF16	zmm1, zmm2, zmm3/m512	EVEX
VMINBF16	xmm1, xmm2, xmm3/m128	EVEX
VMINBF16	ymm1, ymm2, ymm3/m256	EVEX
VMINBF16	zmm1, zmm2, zmm3/m512	EVEX
VMINMAXBF16	xmm1, xmm2, xmm3/m128, imm8	EVEX
VMINMAXBF16	ymm1, ymm2, ymm3/m256, imm8	EVEX
VMINMAXBF16	zmm1, zmm2, zmm3/m512, imm8	EVEX
VMINMAXPD	xmm1, xmm2, xmm3/m128, imm8	EVEX
VMINMAXPD	ymm1, ymm2, ymm3/m256, imm8	EVEX
VMINMAXPD	zmm1, zmm2, zmm3/m512, imm8	EVEX
VMINMAXPH	xmm1, xmm2, xmm3/m128, imm8	EVEX
VMINMAXPH	ymm1, ymm2, ymm3/m256, imm8	EVEX
VMINMAXPH	zmm1, zmm2, zmm3/m512, imm8	EVEX
VMINMAXPS	xmm1, xmm2, xmm3/m128, imm8	EVEX
VMINMAXPS	ymm1, ymm2, ymm3/m256, imm8	EVEX
VMINMAXPS	zmm1, zmm2, zmm3/m512, imm8	EVEX
VMINMAXSD	xmm1, xmm2, xmm3/m64, imm8	EVEX
VMINMAXSH	xmm1, xmm2, xmm3/m16, imm8	EVEX
VMINMAXSS	xmm1, xmm2, xmm3/m32, imm8	EVEX
VMOVD	xmm1, xmm2/m32	EVEX
VMOVD	xmm1/m32, xmm2	EVEX
VMOVW	xmm1, xmm2/m16	EVEX
VMOVW	xmm1/m16, xmm2	EVEX
VMPSADBW	xmm1, xmm2, xmm3/m128, imm8	EVEX
VMPSADBW	ymm1, ymm2, ymm3/m256, imm8	EVEX
VMPSADBW	zmm1, zmm2, zmm3/m512, imm8	EVEX
VMULBF16	xmm1, xmm2, xmm3/m128	EVEX
VMULBF16	ymm1, ymm2, ymm3/m256	EVEX
VMULBF16	zmm1, zmm2, zmm3/m512	EVEX
VRCPBF16	xmm1, xmm2/m128	EVEX
VRCPBF16	ymm1, ymm2/m256	EVEX

FAMILY: AVX10.2	OPERANDS	ENCSPACE
		(contd.)
VRCPBF16	zmm1, zmm2/m512	EVEX
VREDUCEBF16	xmm1, xmm2/m128, imm8	EVEX
VREDUCEBF16	ymm1, ymm2/m256, imm8	EVEX
VREDUCEBF16	zmm1, zmm2/m512, imm8	EVEX
VRNDSCALEBF16	xmm1, xmm2/m128, imm8	EVEX
VRNDSCALEBF16	ymm1, ymm2/m256, imm8	EVEX
VRNDSCALEBF16	zmm1, zmm2/m512, imm8	EVEX
VRSQRTBF16	xmm1, xmm2/m128	EVEX
VRSQRTBF16	ymm1, ymm2/m256	EVEX
VRSQRTBF16	zmm1, zmm2/m512	EVEX
VSCALEFBF16	xmm1, xmm2, xmm3/m128	EVEX
VSCALEFBF16	ymm1, ymm2, ymm3/m256	EVEX
VSCALEFBF16	zmm1, zmm2, zmm3/m512	EVEX
VSQRTBF16	xmm1, xmm2/m128	EVEX
VSQRTBF16	ymm1, ymm2/m256	EVEX
VSQRTBF16	zmm1, zmm2/m512	EVEX
VSUBBF16	xmm1, xmm2, xmm3/m128	EVEX
VSUBBF16	ymm1, ymm2, ymm3/m256	EVEX
VSUBBF16	zmm1, zmm2, zmm3/m512	EVEX
VUCOMXSD	xmm1, xmm2/m64	EVEX
VUCOMXSH	xmm1, xmm2/m16	EVEX
VUCOMXSS	xmm1, xmm2/m32	EVEX
FAMILY: AVX10.2 OR AVX10-	· •	ENCSPACE
INT		
VPDPBSSD	xmm1, xmm2, xmm3/m128	EVEX
VPDPBSSD	ymm1, ymm2, ymm3/m256	EVEX
VPDPBSSD	zmm1, zmm2, zmm3/m512	EVEX
VPDPBSSDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPBSSDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPBSSDS	zmm1, zmm2, zmm3/m512	EVEX
VPDPBSUD	xmm1, xmm2, xmm3/m128	EVEX
VPDPBSUD	ymm1, ymm2, ymm3/m256	EVEX
VPDPBSUD	zmm1, zmm2, zmm3/m512	EVEX
VPDPBSUDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPBSUDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPBSUDS	zmm1, zmm2, zmm3/m512	EVEX
VPDPBUUD	xmm1, xmm2, xmm3/m128	EVEX
VPDPBUUD	ymm1, ymm2, ymm3/m256	EVEX
VPDPBUUD	zmm1, zmm2, zmm3/m512	EVEX
VPDPBUUDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPBUUDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPBUUDS	zmm1, zmm2, zmm3/m512	EVEX

FAMILY: AVX10.2 OR AVX10-VNNI-	OPERANDS	ENCSPACE
INT		(contd.)
VPDPWSUD	xmm1, xmm2, xmm3/m128	EVEX
VPDPWSUD	ymm1, ymm2, ymm3/m256	EVEX
VPDPWSUD	zmm1, zmm2, zmm3/m512	EVEX
VPDPWSUDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPWSUDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPWSUDS	zmm1, zmm2, zmm3/m512	EVEX
VPDPWUSD	xmm1, xmm2, xmm3/m128	EVEX
VPDPWUSD	ymm1, ymm2, ymm3/m256	EVEX
VPDPWUSD	zmm1, zmm2, zmm3/m512	EVEX
VPDPWUSDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPWUSDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPWUSDS	zmm1, zmm2, zmm3/m512	EVEX
VPDPWUUD	xmm1, xmm2, xmm3/m128	EVEX
VPDPWUUD	ymm1, ymm2, ymm3/m256	EVEX
VPDPWUUD	zmm1, zmm2, zmm3/m512	EVEX
VPDPWUUDS	xmm1, xmm2, xmm3/m128	EVEX
VPDPWUUDS	ymm1, ymm2, ymm3/m256	EVEX
VPDPWUUDS	zmm1, zmm2, zmm3/m512	EVEX

Chapter 7

INTEL® AVX10.2 BF16 INSTRUCTIONS

7.1 VADDBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 58 /r	Α	V/V	AVX10.2
VADDBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	^	V / V	
EVEX.256.66.MAP5.W0 58 /r	Α	V/V	AVX10.2
VADDBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	A	V / V	
EVEX.512.66.MAP5.W0 58 /r	Α	V/V	AVX10.2
VADDBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	

7.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.1.2 DESCRIPTION

This instruction adds packed BF16 values from source operands and stores the packed BF16 result in the destination operand. The destination elements are updated according to the writemask. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ). Rounding Mode is always RNE.

7.1.3 OPERATION

```
VADDBF16 (EVEX encoded versions) when src2 operand is a register
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
            DEST.bf16[j] := SRC1.bf16[j] + SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
6
        ELSE IF *zeroing*:
7
            DEST.bf16[j] := 0
8
        // else dest.bf16[j] remains unchanged
10
    DEST[MAX_VL-1:VL] := 0
11
```

```
VADDBF16 (EVEX encoded versions) when src2 operand is a memory source
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF EVEX.b == 1:
6
                DEST.bf16[j] := SRC1.bf16[j] + SRC2.bf16[0] //DAZ, FTZ, RNE, SAE
8
                DEST.bf16[j] := SRC1.bf16[j] + SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
9
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.1.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VADDBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VADDBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VADDBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

7.2 VCMPBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 C2 /r /ib	Α	V/V	AVX10.2
VCMPBF16 k1{k2}, xmm2, xmm3/m128/m16bcst, imm8	, ,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.256.F2.0F3A.W0 C2 /r /ib	Α	V/V	AVX10.2
VCMPBF16 k1{k2}, ymm2, ymm3/m256/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.F2.0F3A.W0 C2 /r /ib	A	V/V	AVX10.2
VCMPBF16 k1{k2}, zmm2, zmm3/m512/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	IMM8(r)

7.2.2 DESCRIPTION

This instruction compares packed BF16 values from source operands and stores the result in the destination mask operand. The comparison predicate operand (immediate byte bits 4:0) specifies the type of comparison performed on each of the pairs of packed values. The destination elements are updated according to the writemask. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ)

7.2.3 OPERATION

```
CASE (imm8 & 0x1F) OF
    O: CMP_OPERATOR := EQ_OQ;
2
    1: CMP_OPERATOR := LT_OS;
3
    2: CMP_OPERATOR := LE_OS;
    3: CMP_OPERATOR := UNORD_Q;
5
    4: CMP_OPERATOR := NEQ_UQ;
6
    5: CMP_OPERATOR := NLT_US;
7
    6: CMP OPERATOR := NLE US;
8
    7: CMP_OPERATOR := ORD_Q;
9
    8: CMP_OPERATOR := EQ_UQ;
10
    9: CMP_OPERATOR := NGE_US;
11
    10: CMP_OPERATOR := NGT_US;
12
    11: CMP_OPERATOR := FALSE_OQ;
13
    12: CMP_OPERATOR := NEQ_OQ;
14
    13: CMP_OPERATOR := GE_OS;
15
    14: CMP_OPERATOR := GT_OS;
16
    15: CMP_OPERATOR := TRUE_UQ;
17
    16: CMP_OPERATOR := EQ_OS;
18
    17: CMP_OPERATOR := LT_OQ;
    18: CMP OPERATOR := LE OQ;
20
    19: CMP_OPERATOR := UNORD_S;
21
    20: CMP_OPERATOR := NEQ_US;
22
    21: CMP_OPERATOR := NLT_UQ;
23
   22: CMP_OPERATOR := NLE_UQ;
24
    23: CMP OPERATOR := ORD S;
25
    24: CMP_OPERATOR := EQ_US;
26
    25: CMP_OPERATOR := NGE_UQ;
27
    26: CMP_OPERATOR := NGT_UQ;
28
    27: CMP_OPERATOR := FALSE_OS;
29
    28: CMP_OPERATOR := NEQ_OS;
30
    29: CMP_OPERATOR := GE_OQ;
31
    30: CMP_OPERATOR := GT_OQ;
    31: CMP_OPERATOR := TRUE_US;
33
    ESAC
```

```
VCMPBF16 (EVEX encoded versions)
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k2[j] OR *no writemask*:
5
            IF EVEX.b == 1:
6
                tsrc2 := SRC2.bf16[0]
            ELSE:
8
                tsrc2 := SRC2.bf16[j]
9
            DEST.bit[j] := SRC1.bf16[j] CMP_OPERATOR tsrc2 //DAZ, SAE
10
        ELSE *zero masking only*:
11
            DEST.bit[j] := 0
12
13
   DEST[MAX_KL-1:KL] := 0
14
```

7.2.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCMPBF16 k1, xmm2,	E4	N/A	AVX10.2
xmm3/m128, imm8			
VCMPBF16 k1, ymm2,	E4	N/A	AVX10.2
ymm3/m256, imm8			
VCMPBF16 k1, zmm2,	E4	N/A	AVX10.2
zmm3/m512, imm8			

7.3 VCOMISBF16

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.66.MAP5.W0 2F /r	Δ	V/V	AVX10.2
VCOMISBF16 xmm1, xmm2/m16		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

7.3.2 DESCRIPTION

Compares the half-precision floating-point values in the low word of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). This instruction does not generate floating point exceptions and does not consult or update MXCSR. As such, only a single VCOM variant is defined, as the differentation between VCOM vs. VUCOM variants are that they only differ in exception behaviors. Denormal BF16 input operands are treated as zeros (DAZ).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 16-bit memory location.

EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD

7.3.3 OPERATION

```
VCOMISBF16
2
    RESULT := Compare(SRC1.bf16[0],SRC2.bf16[0])
3
    IF RESULT is UNORDERED:
         \operatorname{ZF}, \operatorname{PF}, \operatorname{CF} := 1, 1, 1
5
    ELIF RESULT is GREATER_THAN:
6
         ZF, PF, CF := 0, 0, 0
7
    ELIF RESULT is LESS_THAN:
8
         ZF, PF, CF := 0, 0, 1
9
    ELSE: // RESULT is EQUALS
10
         ZF, PF, CF := 1, 0, 0
11
12
    OF, AF, SF := 0, 0, 0
```

7.3.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCOMISBF16 xmm1,	E10NF	N/A	AVX10.2
xmm2/m16			

7.4 VDIVBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 5E /r	Α	V/V	AVX10.2
VDIVBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.66.MAP5.W0 5E /r	A	V/V	AVX10.2
VDIVBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.66.MAP5.W0 5E /r	Α	V/V	AVX10.2
VDIVBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V V	

7.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.4.2 DESCRIPTION

This instruction divides packed BF16 values from the first source operand by the corresponding elements in the second source operand, storing the packed BF16 result in the destination operand. The destination elements are updated according to the writemask. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ). Rounding Mode is always RNE.

7.4.3 OPERATION

```
VDIVBF16 (EVEX encoded versions) when src2 operand is a register
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j := 0 TO KL-1:
    IF k1[j] OR *no writemask*:
        DEST.bf16[j] := SRC1.bf16[j] / SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
    ELSE IF *zeroing*:
        DEST.bf16[j] := 0
    // else dest.bf16[j] remains unchanged

DEST[MAX_VL-1:VL] := 0
```

```
VDIVBF16 (EVEX encoded versions) when src2 operand is a memory source
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF EVEX.b == 1:
6
                DEST.bf16[j] := SRC1.bf16[j] / SRC2.bf16[0] //DAZ, FTZ, RNE, SAE
8
                DEST.bf16[j] := SRC1.bf16[j] / SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
9
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.4.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VDIVBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VDIVBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VDIVBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

7.5 VF[,N]M[ADD,SUB][132,213,231]BF16

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.MAP6.W0 98 /r	Α	V/V	AVX10.2
VFMADD132BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		•,•	
EVEX.256.NP.MAP6.W0 98 /r	A	V/V	AVX10.2
VFMADD132BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	, ,	-,-	
EVEX.512.NP.MAP6.W0 98 /r	A	V/V	AVX10.2
VFMADD132BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		• , •	
EVEX.128.NP.MAP6.W0 A8 /r	A	V/V	AVX10.2
VFMADD213BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.W0 A8 /r	A	V/V	AVX10.2
VFMADD213BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	, , , , , , , , , , , , , , , , , , ,	V / V	
EVEX.512.NP.MAP6.W0 A8 /r	Α	V/V	AVX10.2
VFMADD213BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	
EVEX.128.NP.MAP6.W0 B8 /r	A	V/V	AVX10.2
VFMADD231BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.W0 B8 /r	Α	V/V	AVX10.2
VFMADD231BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.NP.MAP6.W0 B8 /r	A	V/V	AVX10.2
VFMADD231BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	
EVEX.128.NP.MAP6.W0 9A /r	A	V/V	AVX10.2
VFMSUB132BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.W0 9A /r	A	V/V	AVX10.2
VFMSUB132BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.NP.MAP6.W0 9A /r	A	V/V	AVX10.2
VFMSUB132BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	
EVEX.128.NP.MAP6.W0 AA /r	A	V/V	AVX10.2
VFMSUB213BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.WO AA /r	Α	V/V	AVX10.2
VFMSUB213BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.NP.MAP6.W0 AA /r	А	V/V	AVX10.2
VFMSUB213BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		• • • • • • • • • • • • • • • • • • •	
EVEX.128.NP.MAP6.W0 BA /r	Α	V/V	AVX10.2
VFMSUB231BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit	CPUID
EVEX.256.NP.MAP6.W0 BA /r	_	mode	AVX10.2
VFMSUB231BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	A	V/V	
EVEX.512.NP.MAP6.W0 BA /r		\/\/	AVX10.2
VFMSUB231BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	A	V/V	
EVEX.128.NP.MAP6.W0 9C /r	Α	V/V	AVX10.2
VFNMADD132BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	A	V/V	
EVEX.256.NP.MAP6.W0 9C /r	Α	V/V	AVX10.2
VFNMADD132BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.NP.MAP6.W0 9C /r	Α	V/V	AVX10.2
VFNMADD132BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	^	V / V	
EVEX.128.NP.MAP6.W0 AC /r	Α	V/V	AVX10.2
VFNMADD213BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	^	V / V	
EVEX.256.NP.MAP6.W0 AC /r	Α	V/V	AVX10.2
VFNMADD213BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	^	V / V	
EVEX.512.NP.MAP6.W0 AC /r	Α	V/V	AVX10.2
VFNMADD213BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	^	• , •	
EVEX.128.NP.MAP6.W0 BC /r	Α	V/V	AVX10.2
VFNMADD231BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	^	• , •	
EVEX.256.NP.MAP6.W0 BC /r	Α	V/V	AVX10.2
VFNMADD231BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	^	•,•	
EVEX.512.NP.MAP6.W0 BC /r	Α	V/V	AVX10.2
VFNMADD231BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	^	•,•	
EVEX.128.NP.MAP6.W0 9E /r	Α	V/V	AVX10.2
VFNMSUB132BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		-, -	
EVEX.256.NP.MAP6.W0 9E /r	Α	V/V	AVX10.2
VFNMSUB132BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		-, -	
EVEX.512.NP.MAP6.W0 9E /r	Α	V/V	AVX10.2
VFNMSUB132BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		-, -	
EVEX.128.NP.MAP6.W0 AE /r	Α	V/V	AVX10.2
VFNMSUB213BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		.,.	
EVEX.256.NP.MAP6.W0 AE /r	Α	V/V	AVX10.2
VFNMSUB213BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		.,.	
EVEX.512.NP.MAP6.W0 AE /r	Α	V/V	AVX10.2
VFNMSUB213BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		,	

Continued on next page...

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP6.W0 BE /r	Α	V/V	AVX10.2
VFNMSUB231BF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	V / V	
EVEX.256.NP.MAP6.W0 BE /r	Α	V/V	AVX10.2
VFNMSUB231BF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.NP.MAP6.W0 BE /r	Α	V/V	AVX10.2
VFNMSUB231BF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	

7.5.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(rw)	VVVV(r)	MODRM.R/M(r)	N/A

7.5.2 DESCRIPTION

This instruction performs a packed multiply-add, multiply-subtract, negated multiply-add or negated multiply-subtract computation on BF16 values using three source operands and writes the results in the destination operand. The destination operand is also the first source operand. The "N" (negated) forms of this instruction add/subtract the remaining operand to/from the negated infinite precision intermediate product. The notation' "132", "213" and "231" indicate the use of the operands in $\pm A * B - C$, where each digit corresponds to the operand number, with the destination being operand 1. The destination elements are updated according to the writemask. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ). Rounding Mode is always RNE.

Notation	Operands
132	dest = ± dest*src3-src2
231	dest = ± src2*src3-dest
213	dest = ± src2*dest-src3

Table 7.1: VF[,N]M[ADD,SUB][132,213,231]BF16 Notation for Operands

7.5.3 OPERATION

```
VF[,N]M[ADD,SUB][132,213,231]BF16 (EVEX encoded versions) when src3 operand is
    a register
2
    (KL, VL) = (8, 128), (16, 256), (32, 512)
3
    IF *132 form*:
5
        a := DEST
6
        b := SRC3
7
8
        c := SRC2
    ELIF *213 form*:
9
        a := SRC2
10
        b := DEST
11
        c := SRC3
12
    ELIF *231 form*:
13
        a := SRC2
14
        b := SRC3
15
        c := DEST
16
17
    IF *negative form*:
18
19
        a := -a
20
    IF *add form*:
21
        OP := +
22
    ELIF *sub form*:
23
        OP := -
24
25
    FOR j := 0 TO KL-1:
26
        IF k1[j] OR *no writemask*:
27
             //DAZ, FTZ, SAE
28
             DEST.bf16[j] := RoundFPControl_RNE(a.bf16[j]*b.bf16[j] OP c.bf16[j])
29
        ELSE IF *zeroing*:
30
             DEST.bf16[j] := 0
31
        // else dest.bf16[j] remains unchanged
32
33
    DEST[MAX_VL-1:VL] := 0
```

```
VF[,N]M[ADD,SUB][132,213,231]BF16 (EVEX encoded versions) when src3 operand
    is a memory source
2
    (KL, VL) = (8, 128), (16, 256), (32, 512)
3
    IF *132 form*:
5
        a := DEST
6
        b := SRC3
7
        c := SRC2
8
    ELIF *213 form*:
9
        a := SRC2
10
        b := DEST
11
        c := SRC3
12
    ELIF *231 form*:
13
        a := SRC2
14
        b := SRC3
15
        c := DEST
16
17
    IF *negative form*:
18
        a := -a
19
20
    IF *add form*:
21
        OP := +
22
    ELIF *sub form*:
23
        OP := -
24
25
    FOR j := 0 TO KL-1:
26
         IF k1[j] OR *no writemask*:
27
             IF EVEX.b == 1:
28
                 //DAZ, FTZ, SAE
29
                 DEST.bf16[j] := RoundFPControl_RNE(a.bf16[j]*b.bf16[j] OP c.bf16[0])
30
             ELSE:
31
                 //DAZ, FTZ, SAE
32
                 DEST.bf16[j] := RoundFPControl_RNE(a.bf16[j]*b.bf16[j] OP c.bf16[j])
33
        ELSE IF *zeroing*:
34
             DEST.bf16[j] := 0
35
         // else dest.bf16[j] remains unchanged
36
37
    DEST[MAX VL-1:VL] := 0
```

7.5.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VFMADD132BF16 xmm1,	E4	N/A	AVX10.2
xmm2. xmm3/m128			

Continued on next page...

Exception Type	Arithmetic Flags	CPUID
E4	N/A	AVX10.2
E4	N/A	AVX10.2
	,	
E4	N/A	AVX10.2
	1.4.1	
F4	N/A	AVX10.2
	1.47.1	7.07.10.12
F4	N/A	AVX10.2
	1471	7.1.7.1.5.2
F4	N/A	AVX10.2
<u>-</u> -	14/1	7,47,10.2
FΔ	N/Δ	AVX10.2
	N/A	AVATO.2
FΔ	N/Δ	AVX10.2
LT	IN/A	AVA10.2
FΛ	N/A	AVX10.2
E4	N/A	AVX10.2
ГА	N/A	AVX10.2
E4	N/A	AVX 10.2
E4	N1/A	A) ()/10 2
E4	N/A	AVX10.2
	N/A	110/402
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
E4	N/A	AVX10.2
	E4 E	E4 N/A E4 N/A

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
VFNMADD213BF16	E4	N/A	AVX10.2
zmm1, zmm2,			
zmm3/m512			
VFNMADD231BF16	E4	N/A	AVX10.2
xmm1, xmm2,			
xmm3/m128			
VFNMADD231BF16	E4	N/A	AVX10.2
ymm1, ymm2,			
ymm3/m256			
VFNMADD231BF16	E4	N/A	AVX10.2
zmm1, zmm2,			
zmm3/m512			
VFNMSUB132BF16	E4	N/A	AVX10.2
xmm1, xmm2,			
xmm3/m128			
VFNMSUB132BF16	E4	N/A	AVX10.2
ymm1, ymm2,			
ymm3/m256			
VFNMSUB132BF16	E4	N/A	AVX10.2
zmm1, zmm2,			
zmm3/m512			
VFNMSUB213BF16	E4	N/A	AVX10.2
xmm1, xmm2,			
xmm3/m128			
VFNMSUB213BF16	E4	N/A	AVX10.2
ymm1, ymm2,			
ymm3/m256			
VFNMSUB213BF16	E4	N/A	AVX10.2
zmm1, zmm2,			
zmm3/m512			
VFNMSUB231BF16	E4	N/A	AVX10.2
xmm1, xmm2,			
xmm3/m128			
VFNMSUB231BF16	E4	N/A	AVX10.2
ymm1, ymm2,			
ymm3/m256			
VFNMSUB231BF16	E4	N/A	AVX10.2
zmm1, zmm2,			
zmm3/m512			

7.6 VFPCLASSBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 66 /r /ib	A V/V		AVX10.2
VFPCLASSBF16 k1{k2}, xmm2/m128/m16bcst, imm8			
EVEX.256.F2.0F3A.W0 66 /r /ib	' A V/V		AVX10.2
VFPCLASSBF16 k1{k2}, ymm2/m256/m16bcst, imm8			
EVEX.512.F2.0F3A.W0 66 /r /ib	A V/V		AVX10.2
VFPCLASSBF16 k1{k2}, zmm2/m512/m16bcst, imm8			

7.6.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A

7.6.2 DESCRIPTION

The VFPCLASSBF16 instruction checks the packed bfloat16 floating point values for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result of each element is written to the corresponding bit in a mask register k2 according to the writemask k1. Bits [MAX_KL-1:32/16/8] of the destination are cleared. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ).

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 16-bit memory location.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

7.6.3 OPERATION

```
def check fp class bf16(src, imm8):
1
        negative := src[15]
2
        exponent_all_ones := (src[14:7] == 0xFF)
3
        exponent_all_zeros := (src[14:7] == 0)
        IF(exponent_all_zeros):
5
            mantissa_all_zeros:=1
6
        ELSEIF (src[6:0] == 0 OR exponent all zeros):
7
            mantissa all zeros := 1
8
        zero := exponent_all_zeros and mantissa_all_zeros
q
        signaling_bit := src[6]
10
11
        snan := exponent_all_ones and not(mantissa_all_zeros) and not(signaling_bit)
12
        qnan := exponent_all_ones and not(mantissa_all_zeros) and signaling_bit
        positive_zero := not(negative) and exponent_all_zeros and mantissa_all_zeros
14
        negative_zero := negative and exponent_all_zeros and mantissa_all_zeros
15
        positive_infinity := not(negative) and exponent_all_ones and mantissa_all_zeros
16
        negative_infinity := negative and exponent_all_ones and mantissa_all_zeros
17
        denormal := exponent_all_zeros and not(mantissa_all_zeros)
18
        finite_negative := negative and not(exponent_all_ones) and not(zero)
19
20
        return (imm8[0] and qnan) OR
21
               (imm8[1] and positive_zero) OR
22
               (imm8[2] and negative_zero) OR
23
               (imm8[3] and positive infinity) OR
24
                (imm8[4] and negative infinity) OR
25
               (denormal) OR
26
               (imm8[6] and finite_negative) OR
27
               (imm8[7] and snan)
```

```
VFPCLASSBF16 destk2k1, src, imm8
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
                 tsrc := SRC.bf16[0]
7
            ELSE:
8
                 tsrc := SRC.bf16[j]
q
            DEST.bit[j] := check_fp_class_bf16_(tsrc, imm8)
10
        ELSE // zero masking only
11
            DEST.bit[j] := 0
12
13
    DEST[MAX_KL-1:KL] := 0
14
```

7.6.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VFPCLASSBF16	k1,	E4	N/A	AVX10.2
xmm2/m128, imm8				
VFPCLASSBF16	k1,	E4	N/A	AVX10.2
ymm2/m256, imm8				
VFPCLASSBF16	k1,	E4	N/A	AVX10.2
zmm2/m512, imm8				

7.7 VGETEXPBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP6.W0 42 /r	42 /r A V/V		AVX10.2
VGETEXPBF16 xmm1{k1}{z}, xmm2/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.W0 42 /r		V/V	AVX10.2
VGETEXPBF16 ymm1{k1}{z}, ymm2/m256/m16bcst	A V/V		
EVEX.512.NP.MAP6.W0 42 /r	Α	V/V	AVX10.2
VGETEXPBF16 zmm1{k1}{z}, zmm2/m512/m16bcst		V / V	

7.7.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

7.7.2 DESCRIPTION

Extracts the biased exponents from the each bfloat16 data element of the source operand (the second operand) as unbiased signed integer value. Each integer value of the unbiased exponent is converted to bfloat16 FP value and written to the corresponding bfloat16 elements of the destination operand (the first operand) as bfloat16 FP numbers.

The destination operand is a ZMM/YMM/XMM register and updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 16-bit memory location.

EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Each GETEXP operation converts the exponent value into a bfloat16 number.

The formula is: $GETEXP(x) = floor(log_2(|x|))$

Notation floor(x) stands for maximal integer not exceeding real number x.

This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ)

7.7.3 OPERATION

```
def getexp_bf16(src):
1
        IF (*src is nan*):
2
            return QNAN(src)
3
        ELIF (*src is positive infinity*):
            return INF
5
        ELIF (*src is denormal or zero*):
6
            return -INF
7
        ELSE:
8
            tmp := ((src & 0x7F80) >> 7) //shift arithmetic right
9
            tmp := tmp - 127 //subtract bias
10
            return convert_integer_to_bf16(tmp)
11
```

```
VGETEXPBF16 destk1, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
6
                tsrc := SRC.bf16[0]
7
            ELSE:
8
                tsrc := SRC.bf16[j]
9
            DEST.bf16[j] := getexp_bf16(tsrc)
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
   DEST[MAX_VL-1:VL] := 0
```

7.7.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VGETEXPBF16	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VGETEXPBF16	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VGETEXPBF16	zmm1,	E4	N/A	AVX10.2
zmm2/m512				

7.8 VGETMANTBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 26 /r /ib	Α	V/V	AVX10.2
VGETMANTBF16 xmm1{k1}{z}, xmm2/m128/m16bcst, imm8	'	*/ *	
EVEX.256.F2.0F3A.W0 26 /r /ib	Α	V/V	AVX10.2
VGETMANTBF16 ymm1{k1}{z}, ymm2/m256/m16bcst, imm8		V / V	
EVEX.512.F2.0F3A.W0 26 /r /ib	Α	V/V	AVX10.2
VGETMANTBF16 zmm1{k1}{z}, zmm2/m512/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.8.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A

7.8.2 DESCRIPTION

Convert bfloat16 floating values in the source operand (the second operand) to bfloat16 FP values with the mantissa normalization specified by the imm8. The converted results are written to the destination operand (the first operand) using writemask k1. The normalized mantissa is specified by interv (imm8[1:0]) and the sign control (sc) is specified by bits 3:2 of the immediate byte.

The destination operand is a ZMM/YMM/XMM register updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 16-bit memory location.

For each input SP FP value x, The conversion operation is: $GetMant(x) = \pm 2^{k} | x. significand | where:$

1 <= |x.significand| < 2

Unbiased exponent k depends on the interval range defined by interv and whether the exponent of the source is even or odd. The sign of the final result is determined by sc and the source sign.

If interv != 0 then k = -1, otherwise k = 0.

Each converted bfloat 16 FP result is encoded according to the sign control, the unbiased exponent k (adding bias) and a mantissa normalized to the range specified by interv.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into zmm1.

This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ)

Note: EVEX.vvvv is reserved and must be 1111b; otherwise instructions will #UD.

7.8.3 OPERATION

```
def getmant bf16(src, sign control, normalization interval):
        dst.sign := sign_control[0] ? 0 : src.sign
2
        signed_one := sign_control[0] ? +1.0 : -1.0
3
        dst.exp := src.exp
        dst.fraction := src.fraction
5
        bias := 127
6
7
        IF (*src is nan*):
8
            return QNAN(src)
q
        ELIF (*src is positive zero or positive infinity*):
10
            return 1.0
11
        ELIF (*src is negative*):
12
            IF (*src is zero*):
13
                 return signed_one
14
            ELIF (*src is infinity*):
15
                IF (sign_control[1]):
16
                     return QNaN_Indefinite
17
                ELSE:
18
                     return signed_one
            ELIF (sign control[1]):
20
                return QNaN_Indefinite
21
        IF (*src is denormal*):
22
            dst.fraction := 0
23
24
        unbiased exp := dst.exp - bias
25
        odd_exp := unbiased_exp[0]
26
        signaling_bit := dst.fraction[6]
27
        IF (normalization_interval := 0b00):
29
            dst.exp := bias
30
        ELIF (normalization_interval := 0b01):
31
            dst.exp := odd_exp ? bias-1 : bias
32
        ELIF (normalization_interval := 0b10):
33
            dst.exp := bias-1
        ELIF (normalization_interval := 0b11):
35
            dst.exp := signaling_bit ? bias-1 : bias
37
        return dst
```

```
VGETMANTBF16 destk1, src, imm8
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    sign_control := imm8[3:2]
4
    normalization_interval := imm8[1:0]
5
6
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
8
            IF SRC is memory and (EVEX.b == 1):
9
                tsrc := SRC.bf16[0]
10
            ELSE:
11
                tsrc := SRC.bf16[j]
12
            DEST.bf16[j] := getmant_bf16(tsrc, sign_control, normalization_interval)
13
        ELSE IF *zeroing*:
14
            DEST.bf16[j] := 0
15
        // else dest.bf16[j] remains unchanged
16
17
   DEST[MAX_VL-1:VL] := 0
18
```

7.8.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VGETMANTBF16 xmm1,	E4	N/A	AVX10.2
xmm2/m128, imm8			
VGETMANTBF16 ymm1,	E4	N/A	AVX10.2
ymm2/m256, imm8			
VGETMANTBF16 zmm1,	E4	N/A	AVX10.2
zmm2/m512, imm8			

7.9 VMAXBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 5F /r	Α	V/V	AVX10.2
VMAXBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	A	V / V	
EVEX.256.66.MAP5.W0 5F /r		V/V	AVX10.2
VMAXBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	Α	V / V	
EVEX.512.66.MAP5.W0 5F /r	Α	V/V	AVX10.2
VMAXBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	, ,	V , V	

7.9.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.9.2 DESCRIPTION

Performs a SIMD compare of the packed half-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of VMAXBF16 can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ)

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

7.9.3 OPERATION

```
DEFINE MAX(SRC1, SRC2):
1
        IF (SRC1 = 0.0) and (SRC2 = 0.0):
2
            DEST := SRC2
3
        ELSE IF (SRC1 = NaN):
            DEST := SRC2
5
        ELSE IF (SRC2 = NaN):
6
            DEST := SRC2
7
        ELSE IF (SRC1 > SRC2):
8
            DEST := SRC1
9
        ELSE:
10
            DEST := SRC2
11
12
13
    VMAXPFB16 (EVEX encoded versions)
14
    (KL, VL) = (8, 128), (16, 256), (32, 512)
15
16
    FOR j := 0 TO KL-1:
17
        IF k1[j] OR *no writemask*:
18
            IF EVEX.b == 1:
                tsrc2 := SRC2.bf16[0]
20
            ELSE:
21
                tsrc2 := SRC2.bf16[j]
22
            DEST.bf16[j] := MAX(SRC1.bf16[j], tsrc2) //DAZ, SAE
23
        ELSE IF *zeroing*:
24
            DEST.bf16[j] := 0
25
        // else dest.bf16[j] remains unchanged
26
27
    DEST[MAX_VL-1:VL] := 0
```

7.9.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMAXBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VMAXBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VMAXBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

7.10 VMINBF16

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 5D /r	Α	V/V	AVX10.2
VMINBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.66.MAP5.W0 5D /r		V/V	AVX10.2
VMINBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	Α	V / V	
EVEX.512.66.MAP5.W0 5D /r	Α	V/V	AVX10.2
VMINBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	A	V / V	

7.10.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.10.2 DESCRIPTION

Performs a SIMD compare of the packed half-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of VMINBF16 can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ)

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

7.10.3 OPERATION

```
DEFINE MIN(SRC1, SRC2):
1
        IF (SRC1 = 0.0) and (SRC2 = 0.0):
2
            DEST := SRC2
3
        ELSE IF (SRC1 = NaN):
            DEST := SRC2
5
        ELSE IF (SRC2 = NaN):
6
            DEST := SRC2
7
        ELSE IF (SRC1 < SRC2):
8
            DEST := SRC1
9
        ELSE:
10
            DEST := SRC2
11
12
13
    VMINPFB16 (EVEX encoded versions)
14
    (KL, VL) = (8, 128), (16, 256), (32, 512)
15
16
    FOR j := 0 TO KL-1:
17
        IF k1[j] OR *no writemask*:
18
            IF EVEX.b == 1:
                tsrc2 := SRC2.bf16[0]
20
            ELSE:
21
                tsrc2 := SRC2.bf16[j]
22
            DEST.bf16[j] := MIN(SRC1.bf16[j], tsrc2) //DAZ, SAE
23
        ELSE IF *zeroing*:
24
            DEST.bf16[j] := 0
25
        // else dest.bf16[j] remains unchanged
26
27
    DEST[MAX_VL-1:VL] := 0
```

7.10.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMINBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VMINBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VMINBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

7.11 VMULBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 59 /r	A	V/V	AVX10.2
VMULBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	^	V / V	
EVEX.256.66.MAP5.W0 59 /r	A	V/V	AVX10.2
VMULBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.66.MAP5.W0 59 /r	Α	V/V	AVX10.2
VMULBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.11.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.11.2 DESCRIPTION

This instruction multiplies packed BF16 values from source operands and stores the packed BF16 result in the destination operand. The destination elements are updated according to the writemask. This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ). Rounding Mode is always RNE.

7.11.3 OPERATION

```
VMULBF16 (EVEX encoded versions) when src2 operand is a register
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            DEST.bf16[j] := SRC1.bf16[j] * SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
6
        ELSE IF *zeroing*:
7
            DEST.bf16[j] := 0
8
        // else dest.bf16[j] remains unchanged
10
   DEST[MAX_VL-1:VL] := 0
```

```
VMULBF16 (EVEX encoded versions) when src2 operand is a memory source
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF EVEX.b == 1:
6
                DEST.bf16[j] := SRC1.bf16[j] * SRC2.bf16[0] //DAZ, FTZ, RNE, SAE
8
                DEST.bf16[j] := SRC1.bf16[j] * SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
9
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.11.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMULBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VMULBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VMULBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

7.12 VRCPBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP6.W0 4C /r	Α	V/V	AVX10.2
VRCPBF16 xmm1{k1}{z}, xmm2/m128/m16bcst		V / V	
EVEX.256.NP.MAP6.W0 4C /r	Α	V/V	AVX10.2
VRCPBF16 ymm1{k1}{z}, ymm2/m256/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.NP.MAP6.W0 4C /r	Α	V/V	AVX10.2
VRCPBF16 zmm1{k1}{z}, zmm2/m512/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.12.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

7.12.2 DESCRIPTION

This instruction performs a SIMD computation of the approximate reciprocals of 8/16/32 packed BF16 values in the source operand (the second operand) and stores the packed BF16 results in the destination operand. The maximum relative error for this approximation is less than $2^{-8} + 2^{-14}$. For special cases, see Table 7.2.

Input Value	Result	Comments
	Value	
0 <= X < 2 ⁻¹²⁶	+INF	DAZ
-2 ⁻¹²⁶ < X<= 0	-INF	DAZ
X = +INF	+0	
X = -INF	-0	
X = 2 ⁻ⁿ	2 ⁿ	
X = -2 ⁻ⁿ	-2 ⁿ	

Table 7.2: VRCPBF16 Special Cases

7.12.3 OPERATION

```
VRCPBF16 destk1, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
6
                tsrc := SRC.bf16[0]
7
            ELSE:
8
                tsrc := SRC.bf16[j]
9
            DEST.bf16[j] := APPROXIMATE(1.0 / tsrc) //DAZ, FTZ, SAE
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
   DEST[MAX_VL-1:VL] := 0
```

7.12.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VRCPBF16	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VRCPBF16	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VRCPBF16	zmm1,	E4	N/A	AVX10.2
zmm2/m512				

7.13 VREDUCEBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 56 /r /ib	Α	V/V	AVX10.2
VREDUCEBF16 xmm1{k1}{z}, xmm2/m128/m16bcst, imm8	, ,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.256.F2.0F3A.W0 56 /r /ib		V/V	AVX10.2
VREDUCEBF16 ymm1{k1}{z}, ymm2/m256/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.F2.0F3A.W0 56 /r /ib	A	V/V	AVX10.2
VREDUCEBF16 zmm1{k1}{z}, zmm2/m512/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.13.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A

7.13.2 DESCRIPTION

Extracts the reduced argument of bfloat16 Floating-Point values in the first source operand by the number of bits specified in the immediate operand (imm8) and places the result in the destination operand.

The reduced argument extraction is formulated below:

 $zmm1 := zmm2 - (ROUND(2^{M*}zmm2))*2^{-M};$

Given zmm2 = 2^{exp2} *man2 Then 0<=|zmm1|< 2^{exp2} -M-1

The scaling value M is determined by the imm8[7:4].

The operation is write masked.

7.13.3 OPERATION

```
def reduce_bf16_ne(src,imm8):
    IF (*src is nan*):
        return QNAN(src)

    m := imm8[7:4]

    tmp := 2^(-m) * ROUND(2^m * src, RNE) //DAZ, SAE
    tmp := src - tmp //FTZ, RNE, SAE
    return tmp
```

```
VREDUCEBF16 destk1, src, imm8
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
                tsrc := SRC.bf16[0]
7
            ELSE:
                tsrc := SRC.bf16[j]
9
            DEST.bf16[j] := reduce_bf16_ne(tsrc, imm8)
10
        ELSE IF *zeroing*:
11
            DEST.bf16[i] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.13.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VREDUCEBF16 xmm1,	E4	N/A	AVX10.2
xmm2/m128, imm8			
VREDUCEBF16 ymm1,	E4	N/A	AVX10.2
ymm2/m256, imm8			
VREDUCEBF16 zmm1,	E4	N/A	AVX10.2
zmm2/m512, imm8			

7.14 VRNDSCALEBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 08 /r /ib	Α	V/V	AVX10.2
VRNDSCALEBF16 xmm1{k1}{z}, xmm2/m128/m16bcst, imm8	, (• , •	
EVEX.256.F2.0F3A.W0 08 /r /ib	VEX.256.F2.0F3A.W0 08 /r /ib		AVX10.2
VRNDSCALEBF16 ymm1{k1}{z}, ymm2/m256/m16bcst, imm8		V/V	
EVEX.512.F2.0F3A.W0 08 /r /ib	Α	V/V	AVX10.2
VRNDSCALEBF16 zmm1{k1}{z}, zmm2/m512/m16bcst, imm8		V / V	

7.14.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A

7.14.2 DESCRIPTION

Round the bfloat16 floating-point values in the source operand by the rounding mode specified in the immediate operand and places the result in the destination operand.

The destination operand (the first operand) is a ZMM/YMM/XMM register conditionally updated according to the writemask. The source operand (the second operand) can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 16-bit memory location.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result) and returns the result as a bfloat16 floating-point value. RNE rounding mode is used.

If any source operand is an SNaN then it will be converted to a QNaN. Denormals will be converted to zero before rounding. The sign of the result of this instruction is preserved, including the sign of zero. The formula of the operation on each data element for VRNDSCALEBF16 is

 $ROUND(x) = 2^{-M}*Round_to_INT(x*2^{M}, RNE), M=imm[7:4];$

The operation of x^2 ^M is computed as if the exponent range is unlimited (i.e. no overflow ever occurs).

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

7.14.3 OPERATION

```
def round_bf16_to_integer_ne(src,imm8):
    IF (*src is nan*):
        return QNAN(src)

4    m := imm8[7:4]

5    tmp := ROUND_TO_NEAREST_EVEN_INTEGER(2^m * src) //DAZ, SAE
    tmp := 2^(-m) * tmp //FTZ, RNE, SAE
    return tmp
```

```
VRNDSCALEBF16 destk1, src, imm8
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
                tsrc := SRC.bf16[0]
7
            ELSE:
                tsrc := SRC.bf16[j]
q
            DEST.bf16[j] := round_bf16_to_integer_ne(tsrc, imm8)
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.14.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VRNDSCALEBF16 xmm1,	E4	N/A	AVX10.2
xmm2/m128, imm8			
VRNDSCALEBF16 ymm1,	E4	N/A	AVX10.2
ymm2/m256, imm8			
VRNDSCALEBF16 zmm1,	E4	N/A	AVX10.2
zmm2/m512, imm8			

7.15 VRSQRTBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP6.W0 4E /r	Α	V/V	AVX10.2
VRSQRTBF16 xmm1{k1}{z}, xmm2/m128/m16bcst	, ,	.,,	
EVEX.256.NP.MAP6.W0 4E /r	Α	V/V	AVX10.2
VRSQRTBF16 ymm1{k1}{z}, ymm2/m256/m16bcst		, ,	
EVEX.512.NP.MAP6.W0 4E /r	Α	V/V	AVX10.2
VRSQRTBF16 zmm1{k1}{z}, zmm2/m512/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.15.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

7.15.2 DESCRIPTION

This instruction performs a SIMD computation of the approximate reciprocals square-root of 8/16/32 packed BF16 floating-point values in the source operand (the second operand) and stores the packed BF16 floating-point results in the destination operand. The maximum relative error for this approximation is less than $2^{-8} + 2^{-14}$. For special cases, see Table 7.3. The destination elements are updated according to the writemask.

Input Value	Result Value	Comments
0 <= X < 2 ⁻¹²⁶	+INF	DAZ
-2 ⁻¹²⁶ < X <= 0	-INF	DAZ
X = 2 ⁻²ⁿ	2 ⁿ	
X < 0	QNaN In-	Including -INF
	definite	
X = +INF	+0	

Table 7.3: VRSQRTBF16 Special Cases

7.15.3 OPERATION

```
VRSQRTBF16 destk1, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
6
                tsrc := SRC.bf16[0]
7
            ELSE:
8
                tsrc := SRC.bf16[j]
9
            DEST.bf16[j] := APPROXIMATE(1.0 / SQRT(tsrc)) //DAZ, FTZ, SAE
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
   DEST[MAX_VL-1:VL] := 0
```

7.15.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VRSQRTBF16	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VRSQRTBF16	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VRSQRTBF16	zmm1,	E4	N/A	AVX10.2
zmm2/m512				

7.16 VSCALEFBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP6.W0 2C /r	Α	V/V	AVX10.2
VSCALEFBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	V / V	
EVEX.256.NP.MAP6.W0 2C /r		V/V	AVX10.2
VSCALEFBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	Α	V / V	
EVEX.512.NP.MAP6.W0 2C /r	Α	V/V	AVX10.2
VSCALEFBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V	

7.16.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.16.2 DESCRIPTION

Performs a floating-point scale of the packed bfloat16 floating-point values in the first source operand by multiplying it by 2 power of the bfloat16 values in second source operand.

The equation of this operation is given by:

 $zmm1 := zmm2*2^{floor(zmm3)}$.

Floor(zmm3) means maximum integer value \leq zmm3.

Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ).

7.16.3 OPERATION

```
def scale_bf16(src1,src2):
    tmp1 := src1
    tmp2 := src2

IF (src1 is denormal):
    tmp1 := 0

IF (src2 is denormal):
    tmp2 := 0
    return tmp1 * POW(2, FLOOR(tmp2)) //FTZ, SAE
```

```
VSCALEFBF16 destk1, src1, src2
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF SRC2 is memory and (EVEX.b == 1):
6
                tsrc2 := SRC2.bf16[0]
            ELSE:
8
                tsrc2 := SRC2.bf16[j]
9
            DEST.bf16[j] := scale_bf16(src1, tsrc2)
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
   DEST[MAX_VL-1:VL] := 0
15
```

7.16.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VSCALEFBF16 xmm1,	E4	N/A	AVX10.2
xmm2, xmm3/m128			
VSCALEFBF16 ymm1,	E4	N/A	AVX10.2
ymm2, ymm3/m256			
VSCALEFBF16 zmm1,	E4	N/A	AVX10.2
zmm2, zmm3/m512			

7.17 VSQRTBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 51 /r	Α	V/V	AVX10.2
VSQRTBF16 xmm1{k1}{z}, xmm2/m128/m16bcst		,,,	
EVEX.256.66.MAP5.W0 51 /r	Α	V/V	AVX10.2
VSQRTBF16 ymm1{k1}{z}, ymm2/m256/m16bcst		V / V	
EVEX.512.66.MAP5.W0 51 /r	Α	V/V	AVX10.2
VSQRTBF16 zmm1{k1}{z}, zmm2/m512/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

7.17.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

7.17.2 DESCRIPTION

This instruction computes the SIMD square root of 8/16/32 packed BF16 floating-point values in the source operand (second operand), rounded to nearest. Outputs for special cases follow the IEEE specification for this operation.

This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal bfloat16 input operands are treated as zeros (DAZ) and denormal bfloat16 outputs are flushed to zero (FTZ).

7.17.3 OPERATION

```
VSQRTBF16 dest{k1}, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF SRC is memory and (EVEX.b == 1):
6
                tsrc := SRC.bf16[0]
7
            ELSE:
8
                tsrc := SRC.bf16[j]
9
            DEST.bf16[j] := SQRT(tsrc) //DAZ, FTZ, RNE, SAE
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
   DEST[MAX_VL-1:VL] := 0
```

7.17.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VSQRTBF16	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VSQRTBF16	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VSQRTBF16	zmm1,	E4	N/A	AVX10.2
zmm2/m512				

7.18 **VSUBBF16**

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 5C /r	Α	V/V	AVX10.2
VSUBBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V / V	
EVEX.256.66.MAP5.W0 5C /r	Α	V/V	AVX10.2
VSUBBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		V / V	
EVEX.512.66.MAP5.W0 5C /r	Α	V/V	AVX10.2
VSUBBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V/ V	

7.18.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

7.18.2 DESCRIPTION

This instruction subtracts packed BF16 values from second source operand from the corresponding elements in the first source operand, storing the packed BF16 result in the destination operand. The destination elements are updated according to the writemask This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal BF16 input operands are treated as zeros (DAZ) and denormal BF16 outputs are flushed to zero (FTZ). Rounding Mode is always RNE.

7.18.3 OPERATION

```
VSUBBF16 (EVEX encoded versions) when src2 operand is a register
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j := 0 TO KL-1:
    If k1[j] OR *no writemask*:
        DEST.bf16[j] := SRC1.bf16[j] - SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
    ELSE IF *zeroing*:
        DEST.bf16[j] := 0
    // else dest.bf16[j] remains unchanged

DEST[MAX_VL-1:VL] := 0
```

```
VSUBBF16 (EVEX encoded versions) when src2 operand is a memory source
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
4
        IF k1[j] OR *no writemask*:
5
            IF EVEX.b == 1:
6
                DEST.bf16[j] := SRC1.bf16[j] - SRC2.bf16[0] //DAZ, FTZ, RNE, SAE
8
                DEST.bf16[j] := SRC1.bf16[j] - SRC2.bf16[j] //DAZ, FTZ, RNE, SAE
9
10
        ELSE IF *zeroing*:
11
            DEST.bf16[j] := 0
12
        // else dest.bf16[j] remains unchanged
13
14
    DEST[MAX_VL-1:VL] := 0
15
```

7.18.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VSUBBF16 xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VSUBBF16 ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			
VSUBBF16 zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

Chapter 8

INTEL® AVX10.2 COMPARE SCALAR FP WITH ENHANCED EFLAGS INSTRUCTIONS

8.1 VCOMXSD

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F2.0F.W1 2F /r	Α	V/V	AVX10.2
VCOMXSD xmm1, xmm2/m64 {sae}			

8.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.1.2 DESCRIPTION

VCOMXSD: Compares the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 64-bit memory location. The VCOMXSD instruction differs from the VCOMISD instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The VCOMXSD instruction differs from the VUCOMXSD instruction in that it signals a SIMD floating-point invalid operation exception (#XM, specifically #I) when a source operand is either a QNaN or SNaN. The VUCOMXSD instruction signals an invalid operation exception only if a source operand is an SNaN. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VCOMXSD is encoded with EVEX.LL=00b, otherwise instructions will #UD.

VCOMXSD allows any combination of unordered, greater than, less than, and equal to be tested for using a single instruction.

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.1: Valid Comparison Tests

8.1.3 OPERATION

```
VCOMXSD (all versions)
2
    RESULT := OrderedCompare(DEST[63:0] != SRC[63:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
            EQUAL: OF,SF,ZF,PF,CF := 11100;
8
    ESAC;
9
    AF := 0; }
10
11
```

8.1.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.1.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCOMXSD	xmm1,	E3NF	ID	AVX10.2
xmm2/m64				

8.2 VCOMXSH

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F3.MAP5.W0 2F /r	Α	V/V	AVX10.2
VCOMXSH xmm1, xmm2/m16 {sae}		•,•	

8.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.2.2 DESCRIPTION

VCOMXSH: Compares the 16 bit floating point values in the low words of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 16-bit memory location. The VCOMXSH instruction differs from the VUCOMISH instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. Note: EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VCOMXSH is encoded with EVEX.LL=00b, otherwise instructions will #UD.

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.2: Valid Comparison Tests

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

8.2.3 OPERATION

```
1
    VCOMXSH (all versions)
2
   RESULT := OrderedCompare(DEST[16:0] != SRC[16:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
6
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
7
            EQUAL: OF, SF, ZF, PF, CF := 11100;
8
   ESAC;
9
   AF := 0; }
10
11
```

8.2.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.2.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCOMXSH	xmm1,	E3NF	ID	AVX10.2
xmm2/m16				

8.3 VCOMXSS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLIG.F3.0F.W0 2F /r	Α	V/V	AVX10.2
VCOMXSS xmm1, xmm2/m32 {sae}	, ,	-, -	

8.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.3.2 DESCRIPTION

VCOMXSS: Compares the single-precision floating-point values in the low doublewords of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 32-bit memory location. The VCOMXSS instruction differs from the VCOMISS instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The VCOMXSS instruction differs from the VUCOMXSS instruction in that it signals a SIMD floating-point invalid operation exception (#XM, specificaly #I) when a source operand is either a QNaN or SNaN. The VUCOMXSS instruction signals an invalid operation exception only if a source operand is an SNaN. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VCOMXSS is encoded with EVEX.LL=00b, otherwise instructions will #UD.

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.3: Valid Comparison Tests

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

8.3.3 OPERATION

```
1
    VCOMXSS (all versions)
2
   RESULT := OrderedCompare(DEST[31:0] != SRC[31:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
6
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
7
            EQUAL: OF,SF,ZF,PF,CF := 11100;
8
   ESAC;
9
   AF := 0; }
10
11
```

8.3.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.3.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCOMXSS	xmm1,	E3NF	ID	AVX10.2
xmm2/m32				

8.4 VUCOMXSD

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F2.0F.W1 2E /r	Α	V/V	AVX10.2
VUCOMXSD xmm1, xmm2/m64 {sae}		V / V	

8.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.4.2 DESCRIPTION

VUCOMXSD: Performs an unordered compare of the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 64-bit memory location. The VUCOMXSD instruction differs from the VUCOMISD instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The VUCOMXSD instruction differs from the VCOMXSD instruction in that it signals a SIMD floating-point invalid operation exception (#XM, specificaly #I) only when a source operand is an SNaN. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. Note: EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VUCOMXSD is encoded with EVEX.LL=00b, otherwise instructions will #UD.

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.4: Valid Comparison Tests

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

8.4.3 OPERATION

```
1
    VUCOMXSD (all versions)
2
   RESULT := OrderedCompare(DEST[63:0] != SRC[63:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
6
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
7
            EQUAL: OF,SF,ZF,PF,CF := 11100;
8
   ESAC;
9
   AF := 0; }
10
11
```

8.4.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.4.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VUCOMXSD	xmm1,	E3NF	ID	AVX10.2
xmm2/m64				

8.5 VUCOMXSH

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F3.MAP5.W0 2E /r	Α	V/V	AVX10.2
VUCOMXSH xmm1, xmm2/m16 {sae}	, ,	V / V	

8.5.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.5.2 DESCRIPTION

VUCOMXSH: Performs an unordered compare of the 16 bit floating point values in the low words of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 16-bit memory location. The VUCOMXSH instruction differs from the VCOMISH instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The VUCOMXSH instruction differs from the VCOMXSH instruction in that it signals a SIMD floating-point invalid operation exception (#XM, specificaly #I) only if a source operand is an SNaN. The VCOMXSH instruction signals an invalid operation exception when a source operand is either a QNaN or SNaN. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. Note: EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VUCOMXSH is encoded with EVEX.LL=00b, otherwise instructions will #UD.

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.5: Valid Comparison Tests

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

8.5.3 OPERATION

```
1
    VUCOMXSH (all versions)
2
   RESULT := OrderedCompare(DEST[16:0] != SRC[16:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
6
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
7
            EQUAL: OF,SF,ZF,PF,CF := 11100;
8
   ESAC;
9
   AF := 0; }
10
11
```

8.5.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.5.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VUCOMXSH	xmm1,	E3NF	ID	AVX10.2
xmm2/m16				

8.6 VUCOMXSS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F3.0F.W0 2E /r	Α	V/V	AVX10.2
VUCOMXSS xmm1, xmm2/m32 {sae}	, ,	.,.	

8.6.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

8.6.2 DESCRIPTION

VUCOMXSS: Compares the single-precision floating-point values in the low doublewords of operand 1 (first operand) and operand 2 (second operand), and sets the OF, SF, ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The AF flag in the EFLAGS register is set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN). Operand 1 is an XMM register; operand 2 can be an XMM register or a 32-bit memory location. The VUCOMXSS instruction differs from the VUCOMISS instruction in that the EFLAGS register is set differently to allow more relationships to be tested directly, with unsigned integer tests used for testing greater than conditions and signed integer tests used for testing less than. The VUCOMXSS instruction differs from the VCOMXSS instruction in that it signals a SIMD floating-point invalid operation exception (#XM, specificaly #I) only if a source operand is an SNaN. The VCOMXSS instruction signals an invalid operation exception when a source operand is either a QNaN or SNaN. The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated. Note: EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. Software should ensure VUCOMXSS is encoded with EVEX.LL=00b, otherwise instructions will #UD.

Meaning	True	Inverse
Greater than	JA, CMOVA, SETA	JNA, CMOVNA, SETNA
Greater than or equal	JAE, CMOVAE, SETAE	JNAE, CMOVNAE, SETNAE
Equal	JE, CMOVE, SETE	JNE, CMOVNE, SETNE
Less than or equal	JLE, CMOVLE, SETLE	JNLE, CMOVNLE, SETNLE
Less than	JL, CMOVL, SETL	JNL, CMOVNL, SETNL
Ordered	JNP, CMOVNP, SETNP	JP, CMOVP, SETP

Table 8.6: Valid Comparison Tests

Additionally: #UD If EVEX.vvvv ≠ 1111B, EVEX.vvvv ≠ 1111B, EVEX.L ≠ 0, or EVEX.LL ≠ 00B

8.6.3 OPERATION

```
1
    VUCOMXSS (all versions)
2
   RESULT := OrderedCompare(DEST[31:0] != SRC[31:0]) {
3
    (* Set EFLAGS *) CASE (RESULT) OF
            UNORDERED: OF,SF,ZF,PF,CF := 11011;
5
            GREATER_THAN: OF,SF,ZF,PF,CF := 00000;
6
            LESS_THAN: OF,SF,ZF,PF,CF := 10001;
7
            EQUAL: OF,SF,ZF,PF,CF := 11100;
8
   ESAC;
9
   AF := 0; }
10
11
```

8.6.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

8.6.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VUCOMXSS xn	nm1,	E3NF	ID	AVX10.2
xmm2/m32				

Chapter 9

INTEL® AVX10.2 CONVERT INSTRUCTIONS

9.1 VCVT[,2]PH2[B,H]F8[,S]

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 74 /r	Α	V/V	AVX10.2
VCVT2PH2BF8 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	^	,,,	
EVEX.256.F2.0F38.W0 74 /r	Α	V/V	AVX10.2
VCVT2PH2BF8 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	, ,	.,.	
EVEX.512.F2.0F38.W0 74 /r	Α	V/V	AVX10.2
VCVT2PH2BF8 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	, ,	.,.	
EVEX.128.F2.MAP5.W0 74 /r	Α	V/V	AVX10.2
VCVT2PH2BF8S xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	.,.	
EVEX.256.F2.MAP5.W0 74 /r	Α	V/V	AVX10.2
VCVT2PH2BF8S ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	^	,,,	
EVEX.512.F2.MAP5.W0 74 /r	A	\/\V	AVX10.2
VCVT2PH2BF8S zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	^	,,,	
EVEX.128.F2.MAP5.W0 18 /r	Α	V/V	AVX10.2
VCVT2PH2HF8 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	.,.	
EVEX.256.F2.MAP5.W0 18 /r	Α	V/V	AVX10.2
VCVT2PH2HF8 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst	, ,	.,.	
EVEX.512.F2.MAP5.W0 18 /r	Α	V/V	AVX10.2
VCVT2PH2HF8 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst	, ,	.,.	
EVEX.128.F2.MAP5.W0 1B /r	Α	V/V	AVX10.2
VCVT2PH2HF8S xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	.,.	
EVEX.256.F2.MAP5.W0 1B /r	Α	V/V	AVX10.2
VCVT2PH2HF8S ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst		.,.	
EVEX.512.F2.MAP5.W0 1B /r	Α	V/V	AVX10.2
VCVT2PH2HF8S zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst		.,.	
EVEX.128.F3.0F38.W0 74 /r	В	V/V	AVX10.2
VCVTPH2BF8 xmm1{k1}{z}, xmm2/m128/m16bcst		.,.	
EVEX.256.F3.0F38.W0 74 /r	В	V/V	AVX10.2
VCVTPH2BF8 xmm1{k1}{z}, ymm2/m256/m16bcst		.,.	
EVEX.512.F3.0F38.W0 74 /r	В	V/V	AVX10.2
VCVTPH2BF8 ymm1{k1}{z}, zmm2/m512/m16bcst	_	', '	
EVEX.128.F3.MAP5.W0 74 /r	В	V/V	AVX10.2
VCVTPH2BF8S xmm1{k1}{z}, xmm2/m128/m16bcst	-	"	

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.256.F3.MAP5.W0 74 /r VCVTPH2BF8S xmm1{k1}{z}, ymm2/m256/m16bcst	В	V/V	AVX10.2
EVEX.512.F3.MAP5.W0 74 /r VCVTPH2BF8S ymm1{k1}{z}, zmm2/m512/m16bcst	В	V/V	AVX10.2
EVEX.128.F3.MAP5.W0 18 /r VCVTPH2HF8 xmm1{k1}{z}, xmm2/m128/m16bcst	В	V/V	AVX10.2
EVEX.256.F3.MAP5.W0 18 /r VCVTPH2HF8 xmm1{k1}{z}, ymm2/m256/m16bcst	В	V/V	AVX10.2
EVEX.512.F3.MAP5.W0 18 /r VCVTPH2HF8 ymm1{k1}{z}, zmm2/m512/m16bcst	В	V/V	AVX10.2
EVEX.128.F3.MAP5.W0 1B /r VCVTPH2HF8S xmm1{k1}{z}, xmm2/m128/m16bcst	В	V/V	AVX10.2
EVEX.256.F3.MAP5.W0 1B /r VCVTPH2HF8S xmm1{k1}{z}, ymm2/m256/m16bcst	В	V/V	AVX10.2
EVEX.512.F3.MAP5.W0 1B /r VCVTPH2HF8S ymm1{k1}{z}, zmm2/m512/m16bcst	В	V/V	AVX10.2

9.1.1 INSTRUCTION OPERAND ENCODING

	Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
ĺ	Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A
ĺ	В	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

9.1.2 DESCRIPTION

These instructions convert one or two SIMD registers of packed FP16 data into a single register of packed E5M2 FP8 values or E4M3 FP8 values. The upper bits of the destination register beyond the downconverted E5M2/E4M3 elements are zeroed. Rounding Mode is always RNE (Round To Nearest Ties to Even). DAZ is not obeyed and always assumed DAZ==0. FTZ is not obeyed and always assumed FTZ==0. These instructions do not raise exceptions but do set status. For saturated instructions, infinity at input is saturated to maximal normal values. For non-saturated versions, infinity at input is preserved (PH2BF8) or converted to NaN (PH2HF8). In case of overflow due to conversion or rounding, the Saturated instructions (with 'S' suffix) returns the corresponding E5M2_MAX or E4M3_MAX, the non-saturated versions return infinity (PH2BF8) or NaN (PH2HF8). All MXCSR mask bits DM, IM, OM, PM, UM are implicitly set for these instructions.

VCVTPH2BF8 converts eight, sixteen or thirty-two packed FP16 values in the source operand to eight, sixteen or thirty-two packed E5M2 FP8 values in the destination operand. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVTPH2HF8 converts eight, sixteen or thirty-two packed FP16 values in the source operand to eight, sixteen or thirty-two packed E4M3 FP8 values in the destination operand.

VCVTPH2BF8S converts eight, sixteen or thirty-two packed FP16 values in the source operand to eight, sixteen or thirty-two packed E5M2 FP8 values in the destination operand. Returns Saturated values in case of overflow due to conversion or rounding. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVTPH2HF8S converts eight, sixteen or thirty-two packed FP16 values in the source operand to eight, sixteen or thirty-two packed E4M3 FP8 values in the destination operand. Returns Saturated values in case of overflow due to conversion or rounding.

VCVT2PH2BF8 converts sixteen, thirty-two or sixty-four packed FP16 values in the 2 source operands to sixteen, thirty-two or sixty-four packed E5M2 FP8 values in the destination operand. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVT2PH2HF8 converts sixteen, thirty-two or sixty-four packed FP16 values in the 2 source operands to sixteen, thirty-two or sixty-four packed E4M3 FP8 values in the destination operand.

VCVT2PH2BF8S converts sixteen, thirty-two or sixty-four packed FP16 values in the 2 source operands to sixteen, thirty-two or sixty-four packed E5M2 FP8 values in the destination operand. Returns Saturated values in case of overflow due to conversion or rounding. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVT2PH2HF8S converts sixteen, thirty-two or sixty-four packed FP16 values in the 2 source operands to sixteen, thirty-two or sixty-four packed E4M3 FP8 values in the destination operand. Returns Saturated values in case of overflow due to conversion or rounding.

9.1.3 OPERATION

```
VCVTPH2[B,H]F8[,S] dest {k1}, src
    VL = (128, 256, 512)
2
    KL = VL/8
3
    origdest := dest
    if *dest is bfloat8*:
5
      y := bf8
6
    else:
7
8
     y := hf8
    if *saturation*:
9
      s := 1
10
    else:
11
      s := 0
12
13
    for i := 0 to KL/2-1:
14
      if k1[i] or *no writemask*:
15
        if src is memory and evex.b == 1:
16
          t := src.fp16[0]
17
        else:
18
          t := src.fp16[i]
19
20
        dest.fp8[i] := convert_fp16_to_fp8(t, y, s)
21
22
      else if *zeroing*:
23
        dest.fp8[i] := 0
24
      else: // merge masking, dest element unchanged
25
        dest.fp8[i] := origdest.fp8[i]
26
    dest[max_vl-1:vl/2] := 0
```

```
VCVT2PH2[B,H]F8[,S] dest, src1, src2, k1
    VL = (128, 256, 512)
    KL = VL/8
3
    if *dest is bfloat8*:
     y := bf8
5
    else:
6
      y := hf8
    if *saturation*:
8
      s := 1
    else:
10
      s := 0
11
12
    for i := 0 to KL-1:
13
      if (k1[i] or *no writemask*):
14
          if i < KL/2:
15
             if src2 is memory and evex.b == 1:
16
               t := src2.fp16[0]
17
             else:
18
               t := src2.fp16[i]
19
           else:
20
            t := src1.fp16[i-KL/2]
21
22
           dest.fp8[i] := convert_fp16_to_fp8(t, y, s)
23
24
           if *merging-masking*:
25
              dest.fp8[i] remains unchanged
27
              dest.fp8[i] := 0
29
    dest[max_vl-1:vl] := 0
```

9.1.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid, Overflow, Precision, Underflow In abbreviated form, this includes: DE, IE, OE, PE, UE

9.1.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVT2PH2BF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128			

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVT2PH2BF8 ymm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256			
VCVT2PH2BF8 zmm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512	EANE	IOLIDA	N 0/40 2
VCVT2PH2BF8S xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128 VCVT2PH2BF8S ymm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256	E4INF	IOOFD	AVX 10.2
VCVT2PH2BF8S zmm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512			
VCVT2PH2HF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128			
VCVT2PH2HF8 ymm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256			
VCVT2PH2HF8 zmm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512 VCVT2PH2HF8S xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128	E4NF	IOOPD	AVX 10.2
VCVT2PH2HF8S ymm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256	2414	10012	7,47,10.2
VCVT2PH2HF8S zmm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512			
VCVTPH2BF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2/m128			
VCVTPH2BF8 xmm1,	E4NF	IOUPD	AVX10.2
ymm2/m256 VCVTPH2BF8 ymm1,	EANE	IOLIDO	AV/V10.2
VCVTPH2BF8 ymm1, zmm2/m512	E4NF	IOUPD	AVX10.2
VCVTPH2BF8S xmm1,	E4NF	IOUPD	AVX10.2
xmm2/m128	2414	10012	7,47,10.2
VCVTPH2BF8S xmm1,	E4NF	IOUPD	AVX10.2
ymm2/m256			
VCVTPH2BF8S ymm1,	E4NF	IOUPD	AVX10.2
zmm2/m512			
VCVTPH2HF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2/m128	EANE	IOLIDO	N 0/40 2
VCVTPH2HF8 xmm1, ymm2/m256	E4NF	IOUPD	AVX10.2
VCVTPH2HF8 ymm1,	E4NF	IOUPD	AVX10.2
zmm2/m512		1331 5	7.07.10.2
VCVTPH2HF8S xmm1,	E4NF	IOUPD	AVX10.2
xmm2/m128			
VCVTPH2HF8S xmm1,	E4NF	IOUPD	AVX10.2
ymm2/m256			
VCVTPH2HF8S ymm1,	E4NF	IOUPD	AVX10.2
zmm2/m512			

9.2 VCVT2PS2PHX

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.0F38.W0 67 /r	Α	V/V	AVX10.2
VCVT2PS2PHX xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	A	V / V	
EVEX.256.66.0F38.W0 67 /r	EVEX.256.66.0F38.W0 67 /r		AVX10.2
VCVT2PS2PHX ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst		V/V	
EVEX.512.66.0F38.W0 67 /r	A	V/V	AVX10.2
VCVT2PS2PHX zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst {er}		•,•	

9.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

9.2.2 DESCRIPTION

This instruction converts two SIMD registers of Packed Single data into a single register of packed FP16 data. This instruction does not support memory fault suppression.

This instruction updates MXCSR as if all MXCSR numerical exceptions flags are masked and does not generate floating point exceptions. MXCSR (and EVEX embedded rounding) determine the rounding mode. Input FP32 denormals are affected by MXCSR.DAZ but output FP16 denormals are not affected by MXCSR.FTZ and not flushed to zero.

9.2.3 OPERATION

```
VCVT2PS2PH dest, src1, src2, k1
                                          // EVEX encoded version
    VL = (128, 256, 512)
2
    KL := VL/16
3
    for i := 0 to KL-1:
5
        if (k1[i] or *no writemask*):
6
            if i < KL/2:
7
                   if src2 is memory and evex.b == 1:
8
                       t := src2.fp32[0]
9
                   else:
10
                       t := src2.fp32[i]
11
            else:
12
                   t := src1.fp32[i-KL/2]
13
            dest.word[i] := convert_fp32_to_fp16(t)
14
15
        else:
16
            if *merging-masking*:
17
                 dest.word[i] remains unchanged
18
            else: // zero masking
                dest.word[i] := 0
20
21
    dest[MAX_VL-1:VL] := 0
22
```

9.2.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid, Overflow, Precision, Underflow In abbreviated form, this includes: DE, IE, OE, PE, UE

9.2.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVT2PS2PHX xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128			
VCVT2PS2PHX ymm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256			
VCVT2PS2PHX zmm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512			

9.3 VCVTBIASPH2[B,H]F8[,S]

Encoding / Instruction	Op/En	64/32-bit mode	CPUID	
EVEX.128.NP.0F38.W0 74 /r	Α	V/V	AVX10.2	
VCVTBIASPH2BF8 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst				
EVEX.256.NP.0F38.W0 74 /r	Α	V/V	AVX10.2	
VCVTBIASPH2BF8 xmm1{k1}{z}, ymm2, ymm3/m256/m16bcst				
EVEX.512.NP.0F38.W0 74 /r	Α	V/V	AVX10.2	
VCVTBIASPH2BF8 ymm1{k1}{z}, zmm2, zmm3/m512/m16bcst		,		
EVEX.128.NP.MAP5.W0 74 /r	Α	V/V	AVX10.2	
VCVTBIASPH2BF8S xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	• , •		
EVEX.256.NP.MAP5.W0 74 /r	Α	V/V	AVX10.2	
VCVTBIASPH2BF8S xmm1{k1}{z}, ymm2, ymm3/m256/m16bcst				
EVEX.512.NP.MAP5.W0 74 /r	^	\//\/	AVX10.2	
VCVTBIASPH2BF8S ymm1{k1}{z}, zmm2, zmm3/m512/m16bcst	Α	V/V		
EVEX.128.NP.MAP5.W0 18 /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst	, ,	V / V		
EVEX.256.NP.MAP5.W0 18 /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8 xmm1{k1}{z}, ymm2, ymm3/m256/m16bcst	A	V/V		
EVEX.512.NP.MAP5.W0 18 /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8 ymm1{k1}{z}, zmm2, zmm3/m512/m16bcst		V / V		
EVEX.128.NP.MAP5.W0 1B /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8S xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst		V/V		
EVEX.256.NP.MAP5.W0 1B /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8S xmm1{k1}{z}, ymm2, ymm3/m256/m16bcst	^	v / v		
EVEX.512.NP.MAP5.W0 1B /r	Α	V/V	AVX10.2	
VCVTBIASPH2HF8S ymm1{k1}{z}, zmm2, zmm3/m512/m16bcst	73	V / V		

9.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	N/A

9.3.2 DESCRIPTION

This group of instructions performs packed bias-conversion from half-precision (FP16) conversions to E5M2/E4M3 FP8 numbers.

The conversions utilize 8-bit bias values, which are unsigned integers.

Bias-based conversion enables software implementation of stochastic rounding when converting from FP16 to FP8 by allowing the user to specify random 8-bit values that act as a rounding bias, which is added below the LSB of the rounded FP16 input values. As an example:

- If a bias of 0 is be used, then the rounding behavior is that of round toward zero (round down for positive values and round up for negative values).
- If a bias of 255 is used, then the rounding behavior is that of round-away-from-zero (round up for positive values and round down for negative values).
- If a bias of 127 is used, then the rounding behavior is that of round to nearest ties-to-zero, where midpoints between two consecutive floating-point numbers are rounded toward zero.
- If a bias of 128 is used, then the rounding behavior is that of round to nearest ties-away-from-zero, where midpoints between two consecutive floating-point numbers are rounded away from zero.

The conversion utilizes the bias values after FP16 values are prepared for rounding to E5M2/E4M3. The bias values are added to the 8 bits below the LSB of the FP16 numbers and then converts the result into a packed set of E5M2 FP8 values or E4M3 FP8 values by normalizing and truncation to align with E5M2/E4M3 dynamic range.

For non-saturated versions, infinity at input is preserved (PH2BF8) or converted to NaN (PH2HF8).

NaN at input is propagated as qNaN. If the result is infinity or too big to be represented then for the saturated version, E5M2_MAX or E4M3_MAX is returned, for the non-saturated versions, infinity is returned (PH2BF8) or NaN (PH2HF8). In the 2 source versions the upper bits of the destination register beyond the downconverted E5M2/E4M3 elements are zeroed. DAZ is not obeyed and always assumed DAZ==0. FTZ is not obeyed and always assumed FTZ==0. Execution occurs as if all MXCSR exceptions are masked. All MXCSR mask bits DM, IM, OM, PM, UM are implicitly set for these instructions.

VCVTBIASPH2BF8 performs bias rounding by performing integer adds of eight, sixteen or thirty-two packed INT8 in the lower half of the first source operand with eight, sixteen or thirty-two packed FP16 values in the second source operand. Addition is aligned to the FP16 LSB. The result is converted to eight, sixteen or thirty-two packed E5M2 FP8 values in the dest operand. The result is truncated. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVTBIASPH2HF8 performs bias rounding by performing integer adds of eight, sixteen or thirty-two packed INT8 in the lower half of the first source operand with eight, sixteen or thirty-two packed FP16 values in the second source operand. First the first source operand is shited right by '1 and then the addition is aligned to the FP16 LSB. The result is converted to eight, sixteen or thirty-two packed E4M3 FP8 values in the dest operand. The result is truncated.

VCVTBIASPH2BF8S performs bias rounding by performing integer adds of eight, sixteen or thirty-two packed INT8 in the lower half of the first source operand with eight, sixteen or thirty-two packed FP16 values in the second source operand. Addition is aligned to the FP16 LSB. The result is converted to eight, sixteen or thirty-two packed E5M2 FP8 values in the dest operand. The result is truncated. If the result is too big to be represented E5M2_MAX is returned. The UE (underflow) flag is set when the result is both denormal and inexact.

VCVTBIASPH2HF8S performs bias rounding by performing integer adds of eight, sixteen or thirty-two packed INT8 in the lower half of the first source operand with eight, sixteen or thirty-two packed FP16 values in the second source operand. First the first source operand is shited right by '1 and then the addition is aligned to the FP16 LSB. The result is converted to eight, sixteen or thirty-two packed E4M3 FP8 values in the dest operand. The result is truncated. If the result is too big to be represented E4M3 MAX is returned.

9.3.3 OPERATION

```
VCVTBIASPH2[B,H]F8[,S] dest {k1}, src1, src2
    VL = (128, 256, 512)
2
    KL = VL/8
3
    origdest := dest
5
    if *dest is bfloat8*:
6
     type := bf8
7
    else:
      type := hf8
q
10
    if *saturation*:
11
      s := 1
12
    else:
13
      s := 0
14
15
    for i := 0 to KL/2-1:
16
      if k1[i] or *no writemask*:
17
        if src is memory and evex.b == 1:
18
          t := src2.fp16[0]
        else:
20
          t := src2.fp16[i]
21
22
        dest.fp8[i] := convert_fp16_to_fp8_bias(t, src1.byte[2i], type, s)
23
      else if *zeroing*:
24
          dest.fp8[i] := 0
25
      else: // merge masking, dest element unchanged
26
         dest.fp8[i] := origdest.fp8[i]
    dest[max_vl-1:vl/2] := 0
```

9.3.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid, Overflow, Precision, Underflow In abbreviated form, this includes: DE, IE, OE, PE, UE

9.3.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVTBIASPH2BF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128			
VCVTBIASPH2BF8 xmm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256			
VCVTBIASPH2BF8 ymm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512			
VCVTBIASPH2BF8S	E4NF	IOUPD	AVX10.2
xmm1, xmm2,			
xmm3/m128			
VCVTBIASPH2BF8S	E4NF	IOUPD	AVX10.2
xmm1, ymm2,			
ymm3/m256		101100	
VCVTBIASPH2BF8S	E4NF	IOUPD	AVX10.2
ymm1, zmm2,			
zmm3/m512		101100	10012
VCVTBIASPH2HF8 xmm1,	E4NF	IOUPD	AVX10.2
xmm2, xmm3/m128		101100	100122
VCVTBIASPH2HF8 xmm1,	E4NF	IOUPD	AVX10.2
ymm2, ymm3/m256	EANE	IOLIDO	A) ()/40 2
VCVTBIASPH2HF8 ymm1,	E4NF	IOUPD	AVX10.2
zmm2, zmm3/m512	EANE	IOLIDO	A) ()/10 2
VCVTBIASPH2HF8S	E4NF	IOUPD	AVX10.2
xmm1, xmm2,			
xmm3/m128 VCVTBIASPH2HF8S	E4NF	IOUPD	AVX10.2
	E4NF	100PD	AVX 10.2
xmm1, ymm2,			
ymm3/m256 VCVTBIASPH2HF8S	E4NF	IOUPD	AVX10.2
	E4INF	10070	AVA 10.2
ymm1, zmm2, zmm3/m512			
2111113/111312			

Document Number: 361050-005US, Revision: 5.0

9.4 VCVTHF82PH

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.F2.MAP5.W0 1E /r	Α	V/V	AVX10.2
VCVTHF82PH xmm1{k1}{z}, xmm2/m64	, ,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.256.F2.MAP5.W0 1E /r	Α	V/V	AVX10.2
VCVTHF82PH ymm1{k1}{z}, xmm2/m128		V / V	
EVEX.512.F2.MAP5.W0 1E /r	Α	V/V	AVX10.2
VCVTHF82PH zmm1{k1}{z}, ymm2/m256	^	V / V	

9.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	HALF	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

9.4.2 DESCRIPTION

VCVTHF82PH converts E4M3 FP8 value datatype elements into FP16 elements. DAZ is not obeyed and always assumed DAZ==0. Since any E4M3 FP8 number can be represented in FP16, the conversion result is exact and no rounding is needed. This instruction only updates DE in MXCSR.

9.4.3 OPERATION

```
VCVTHF82PH dest k1, src
    VL = (128, 256, 512)
2
   KL := VL/16
    origdest := dest
   for i := 0 to kl-1:
       if k1[i] OR *no writemask*:
6
          tsrc := src.hf8[i]
          dest.fp16[i] := convert_hf8_to_fp16(tsrc)
8
       else if *zeroing*:
9
          dest.fp16[i] := 0
10
       else: // merge masking, dest element unchanged
11
          dest.fp16[i] := origdest.fp16[i]
12
    dest[max_vl-1:vl] := 0
13
```

9.4.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal In abbreviated form, this includes: DE

9.4.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTHF82PH	xmm1,	E2	D	AVX10.2
xmm2/m64				
VCVTHF82PH	ymm1,	E2	D	AVX10.2
xmm2/m128				
VCVTHF82PH	zmm1,	E2	D	AVX10.2
ymm2/m256				

Chapter 10

INTEL® AVX10.2 INTEGER AND FP16 VNNI, MEDIA NEW INSTRUCTIONS

10.1 VDPPHPS

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.0F38.W0 52 /r	Α	V/V	AVX10.2
VDPPHPS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	A	V / V	
EVEX.256.NP.0F38.W0 52 /r	Α	V/V	AVX10.2
VDPPHPS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst	^	V / V	
EVEX.512.NP.0F38.W0 52 /r	Α	V/V	AVX10.2
VDPPHPS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

10.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	•	Operand 4
Α	FULL	MODRM.REG(rw)	VVVV(r)	MODRM.R/M(r)	N/A

10.1.2 DESCRIPTION

This instruction performs a SIMD dot-product of two FP16 pairs and accumulates into a packed single precision register.

"Round to nearest even" rounding mode is used when doing each accumulation of the FMA. Output denormals are always flushed to zero. DAZ==0 is assumed for FP16 input. DAZ==1 is assumed for FP32 input. MXCSR is not consulted nor updated.

When more than one input is NaN, the NaN that is propagated to the result (after being quietized) is the first NaN that occurs in the expression Src2low*Src3low + Src2high*Src3high + SrcDest.

10.1.3 OPERATION

```
VDPPHPS srcdest, src1, src2
                                   // EVEX ENCODED VERSION
    VL = (128, 256, 512)
3
    kl := v1/32
    origdest := srcdest
5
    for i := 0 to kl-1:
6
        if k1[i] or *no writemask*:
7
            if src2 is memory and evex.b == 1:
8
                  t := src2.dword[0]
q
            else:
10
                 t := src2.dword[i]
11
12
            s1o = convert_fp16_to_fp32(src1.fp16[2*i+1])
            s2o = convert_fp16_to_fp32(t.fp16[1])
14
            s1e = convert_fp16_to_fp32(src1.fp16[2*i+0])
15
            s2e = convert_fp16_to_fp32(t.fp16[0])
16
17
            // MXCSR is neither consulted nor updated.
18
            // Masked response for all floating point exceptional conditions.
            // MXCSR.DAZ=0 is assumed for FP16 input.
20
            // MXCSR.DAZ=1 is assumed for FP32 input.
21
            // MXCSR.FTZ=1 is assumed for FP32 outputs.
22
            // Uses RNE rounding.
23
            srcdest.fp32[i] = fma32(srcdest.fp32[i], s10, s20, daz=1, ftz=1, sae=1, rc=RNE)
25
            srcdest.fp32[i] = fma32(srcdest.fp32[i], s1e, s2e, daz=1, ftz=1, sae=1, rc=RNE)
26
27
        else if *zeroing*:1
28
            srcdest.dword[i] := 0
29
30
        else: // merge masking, dest element unchanged
31
            srcdest.dword[i] := origdest.dword[i]
33
    srcdest[max_vl-1:vl] := 0
```

10.1.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VDPPHPS xmm1, xmm2,	E4	N/A	AVX10.2
xmm3/m128			
VDPPHPS ymm1, ymm2,	E4	N/A	AVX10.2
ymm3/m256			

Continued on next page...

10.1. VDPPHPS

Instruction	Exception Type	Arithmetic Flags	CPUID
VDPPHPS zmm1, zmm2,	E4	N/A	AVX10.2
zmm3/m512			

Document Number: 361050-005US, Revision: 5.0

10.2 VMPSADBW

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F3.0F3A.W0 42 /r /ib	Α	V/V	AVX10.2
VMPSADBW xmm1{k1}{z}, xmm2, xmm3/m128, imm8		V / V	
EVEX.256.F3.0F3A.W0 42 /r /ib	Α	V/V	AVX10.2
VMPSADBW ymm1{k1}{z}, ymm2, ymm3/m256, imm8		V / V	
EVEX.512.F3.0F3A.W0 42 /r /ib	Α	V/V	AVX10.2
VMPSADBW zmm1{k1}{z}, zmm2, zmm3/m512, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

10.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULLMEM	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	IMM8(r)

10.2.2 DESCRIPTION

This is the EVEX encoded version of the VMPSADBW instruction. There are AVX and AVX2 versions of this instruction which were introduced on Sandybridge and Haswell respectively.

The EVEX VMPSADBW calculates packed word results of sum-absolute-difference (SAD) of unsigned bytes from two blocks of 32-bit dword elements, using two select fields in the immediate byte to select the offsets of the two blocks within the first source operand and the second operand. Packed SAD word results are calculated within each 128-bit lane. Each SAD word result is calculated between a stationary block_2 (whose offset within the second source operand is selected by a two bit select control, multiplied by 32 bits) and a sliding block_1 at consecutive byte-granular position within the first source operand. The offset of the first 32-bit block of block_1 is selectable using a one bit select control, multiplied by 32 bits. For the 512-bit version of this instruction the control bits for the lower two lanes are replicated to the upper two lanes.

10.2.3 OPERATION

```
def zero_to_max_vl(dst, vl):
    for i in range(vl, MAXVL):
        dst.bit[i] = 0
```

```
def emulate_vmpsadbw(inst, dst, msk, src1, src2, control):
1
        blk2_pos = (control&3) * 4
2
        blk1 pos = ((control>>2) & 1) * 4
3
        # range(x,y) is x through y-1 inclusive
5
        for i in range(0, 11):
6
            blk1.byte[i] = src1.byte[i+blk1_pos]
8
        for i in range(0, 4):
9
            blk2.byte[i] = src2.byte[i+blk2_pos]
10
11
        for i in range(0, 8):
12
            for j in range(0, 4):
13
                x = blk1.byte[j+i] - blk2.byte[j] # 16b signed arithmetic
14
                tmp.word[j] = abs(x)
15
16
            if inst.write_masking == 0 or msk[i]:
17
                s = 0
18
                for j in range(0, 4):
19
                     s += tmp.word[j]
20
                dst.word[i] = s
21
            elif inst.zeroing:
22
                dst.word[i] = 0
23
            #else dst.word[i] remains unchanged
24
25
    def vmpsadbw_128(inst, dst, msk, src1, src2, imm8):
27
        emulate_vmpsadbw(inst, dst.xmm[0], msk>>0, src1.xmm[0], src2.xmm[0], imm8)
28
        zero_to_max_vl(dst, inst.VL)
29
30
    def vmpsadbw_256(inst, dst, msk, src1, src2, imm8):
31
        emulate_vmpsadbw(inst, dst.xmm[0], msk>>0, src1.xmm[0], src2.xmm[0], imm8)
32
        emulate_vmpsadbw(inst, dst.xmm[1], msk>>8, src1.xmm[1], src2.xmm[1], imm8>>3)
33
        zero_to_max_vl(dst, inst.VL)
34
35
    def vmpsadbw_512(inst, dst, msk, src1, src2, imm8):
36
        emulate_vmpsadbw(inst, dst.xmm[0], msk>>0, src1.xmm[0], src2.xmm[0], imm8)
37
        emulate_vmpsadbw(inst, dst.xmm[1], msk>>8, src1.xmm[1], src2.xmm[1], imm8>>3)
38
        emulate_vmpsadbw(inst, dst.xmm[2], msk>>16, src1.xmm[2], src2.xmm[2], imm8)
39
        emulate_vmpsadbw(inst, dst.xmm[3], msk>>24, src1.xmm[3], src2.xmm[3], imm8>>3)
40
        zero_to_max_vl(dst, inst.VL)
```

10.2.4 EXCEPTIONS

10.2. VMPSADBW

Instruction	Exception Type	Arithmetic Flags	CPUID
VMPSADBW xmm1, xmm2, xmm3/m128, imm8	E4NF	N/A	AVX10.2
VMPSADBW ymm1, ymm2, ymm3/m256, imm8	E4NF	N/A	AVX10.2
VMPSADBW zmm1, zmm2, zmm3/m512, imm8	E4NF	N/A	AVX10.2

Document Number: 361050-005US, Revision: 5.0

10.3 VPDPB[SU,UU,SS]D[,S]

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst		-, -	
EVEX.256.F2.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst		,	
EVEX.512.F2.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst		-, -	
EVEX.128.F2.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst		-, -	
EVEX.256.F2.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst	, ,	•,•	
EVEX.512.F2.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSSDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst	, ,	V / V	
EVEX.128.F3.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	, ,	-, -	
EVEX.256.F3.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst	, ,	-, -	
EVEX.512.F3.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst	, ,	•,,•	
EVEX.128.F3.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	,	•, •	
EVEX.256.F3.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst		-,-	
EVEX.512.F3.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBSUDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst	, ,	• , •	
EVEX.128.NP.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	, ,	• , •	
EVEX.256.NP.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst	, ,	V / V	
EVEX.512.NP.0F38.W0 50 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst	, ,	•,•	
EVEX.128.NP.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst	, ,	-, •	

Continued on next page...

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.256.NP.0F38.W0 51 /r		V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst	, (V / V	
EVEX.512.NP.0F38.W0 51 /r	Α	V/V	AVX10.2 OR AVX10_VNNI_INT
VPDPBUUDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst		V / V	

10.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(rw)	VVVV(r)	MODRM.R/M(r)	N/A

10.3.2 DESCRIPTION

Multiplies the individual bytes of the first source operand by the corresponding bytes of the second source operand, producing intermediate word results. The word results are then summed and accumulated in the destination dword element size operand.

For unsigned saturation, when an individual result value is beyond the range of an unsigned doubleword (that is, greater than FFFFF_FFFFH), the saturated unsigned doubleword integer value of FFFF_FFFH stored in the doubleword destination.

For signed saturation, when an individual result is beyond the range of a signed doubleword integer (that is, greater than 7FFFFFFH or less than 8000_0000H), the saturated value of 7FFFFFFH or 8000_0000H, respectively, is written to the destination operand.

The EVEX encoded form of this instruction supports memory fault suppression.

10.3.3 OPERATION

```
VPDPB[UU,SS,SU]D[,S] dest, src1, src2
                                             // EVEX encoded version
    VL = (128, 256, 512)
3
    KL := VL/32
    ORIGDEST := DEST
5
    FOR i := 0 TO KL-1:
6
       IF k1[i] or *no writemask*:
7
            // Elements of SRC1 are zero-extended to 16b and
8
            // byte elements of SRC2 are sign extended to 16b before multiplication.
q
            if SRC2 is memory and EVEX.b == 1:
10
                  t := SRC2.dword[0]
11
            ELSE:
12
                  t := SRC2.dword[i]
14
            if *src1 is signed*:
15
                src1extend := SIGN_EXTEND
                                             // SU, SS
16
            else:
17
                src1extend := ZERO EXTEND
                                               // UU
18
            if *src2 is signed*:
                src2extend := SIGN EXTEND
                                               // SS
20
            else:
21
                src2extend := ZERO_EXTEND
                                               // UU, SU
22
23
            p1word := src1extend(SRC1.byte[4*i+0]) * src2extend(t.byte[0])
24
            p2word := src1extend(SRC1.byte[4*i+1]) * src2extend(t.byte[1])
25
            p3word := src1extend(SRC1.byte[4*i+2]) * src2extend(t.byte[2])
26
            p4word := src1extend(SRC1.byte[4*i+3]) * src2extend(t.byte[3])
27
            IF *saturating*:
29
                IF *UU instruction version*:
30
                     DEST.dword[i] := UNSIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
31
                                                         p1word + p2word + p3word + p4word)
                ELSE:
33
                     DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
                                                        p1word + p2word + p3word + p4word)
35
            ELSE:
                DEST.dword[i] := ORIGDEST.dword[i] + p1word + p2word + p3word + p4word
37
       ELSE IF *zeroing*:
39
            DEST.dword[i] := 0
40
       ELSE: // Merge masking, dest element unchanged
41
            DEST.dword[i] := ORIGDEST.dword[i]
42
    DEST[MAX_VL-1:VL] := 0
43
```

```
VPDPBUU,SS,SUD,S dest, src1, src2 // VEX encoded version
    VL = (128, 256)
    KL := VL/32
    ORIGDEST := DEST
    FOR i := 0 TO KL-1:
6
       // Elements of SRC1 are zero-extended to 16b and
       // byte elements of SRC2 are sign extended to 16b before multiplication.
8
9
       if *src1 is signed*:
10
           src1extend := SIGN_EXTEND // SU, SS
       else:
12
                                      // UU
           src1extend := ZERO_EXTEND
13
       if *src2 is signed*:
14
           src2extend := SIGN_EXTEND
                                       // SS
15
       else:
16
           src2extend := ZERO_EXTEND
                                      // UU, SU
17
18
       p1word := src1extend(SRC1.byte[4*i+0]) * src2extend(SRC2.dword[4*i+0])
19
       p2word := src1extend(SRC1.byte[4*i+1]) * src2extend(SRC2.dword[4*i+1])
20
       p3word := src1extend(SRC1.byte[4*i+2]) * src2extend(SRC2.dword[4*i+2])
21
       p4word := src1extend(SRC1.byte[4*i+3]) * src2extend(SRC2.dword[4*i+3])
22
23
       IF *saturating*:
24
           IF *UU instruction version*:
25
               DEST.dword[i] := UNSIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
                                                  p1word + p2word + p3word + p4word)
27
           ELSE:
               DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
29
                                                  p1word + p2word + p3word + p4word)
30
       ELSE:
31
           DEST.dword[i] := ORIGDEST.dword[i] + p1word + p2word + p3word + p4word
32
33
    DEST[MAX_VL-1:VL] := 0
```

10.3.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID	
VPDPBSSD xmm1, xmm2,	E4	N/A	AVX10.2	OR
xmm3/m128			AVX10_VNNI_INT	
VPDPBSSD ymm1, ymm2,	E4	N/A	AVX10.2	OR
ymm3/m256			AVX10_VNNI_INT	
VPDPBSSD zmm1, zmm2,	E4	N/A	AVX10.2	OR
zmm3/m512			AVX10_VNNI_INT	

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID	
VPDPBSSDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPBSSDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPBSSDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPBSUD xmm1, xmm2,	E4	N/A	AVX10.2	OR
xmm3/m128			AVX10_VNNI_INT	
VPDPBSUD ymm1, ymm2,	E4	N/A	AVX10.2	OR
ymm3/m256			AVX10_VNNI_INT	
VPDPBSUD zmm1, zmm2,	E4	N/A	AVX10.2	OR
zmm3/m512			AVX10_VNNI_INT	
VPDPBSUDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPBSUDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPBSUDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPBUUD xmm1, xmm2,	E4	N/A	AVX10.2	OR
xmm3/m128			AVX10_VNNI_INT	
VPDPBUUD ymm1, ymm2,	E4	N/A	AVX10.2	OR
ymm3/m256			AVX10_VNNI_INT	
VPDPBUUD zmm1, zmm2,	E4	N/A	AVX10.2	OR
zmm3/m512			AVX10_VNNI_INT	
VPDPBUUDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPBUUDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPBUUDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	

10.4 VPDPW[SU,US,UU]D[,S]

Encoding / Instruction	Op/En	64/32-bit	CPUID	
		mode		
EVEX.128.F3.0F38.W0 D2 /r	А	V/V	AVX10.2 AVX10_VNNI_INT	OR
$VPDPWSUD\ xmm1\{k1\}\{z\},\ xmm2,\ xmm3/m128/m32bcst$				
EVEX.256.F3.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWSUD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.F3.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWSUD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst				
EVEX.128.F3.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWSUDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst				
EVEX.256.F3.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWSUDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.F3.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWSUDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst				
EVEX.128.66.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUSD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst				
EVEX.256.66.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUSD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.66.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUSD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst				
EVEX.128.66.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUSDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst				
EVEX.256.66.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUSDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.66.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
$VPDPWUSDS\ zmm1\{k1\}\{z\},\ zmm2,\ zmm3/m512/m32bcst$				

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit	CPUID	
		mode		
EVEX.128.NP.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst				
EVEX.256.NP.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.NP.0F38.W0 D2 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst				
EVEX.128.NP.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst				
EVEX.256.NP.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst				
EVEX.512.NP.0F38.W0 D3 /r	A	V/V	AVX10.2 AVX10_VNNI_INT	OR
VPDPWUUDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst				

10.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(rw)	VVVV(r)	MODRM.R/M(r)	N/A

10.4.2 DESCRIPTION

Multiplies the individual words of the first source operand by the corresponding words of the second source operand, producing intermediate dword results. The dword results are then summed and accumulated in the destination dword element-size operand.

For unsigned saturation, when an individual result value is beyond the range of an unsigned doubleword (that is, greater than FFFFF_FFFFH), the saturated unsigned doubleword integer value of FFFF_FFFH stored in the doubleword destination.

For signed saturation, when an individual result is beyond the range of a signed doubleword integer (that is, greater than 7FFFFFFH or less than 8000_0000H), the saturated value of 7FFFFFFH or 8000_0000H, respectively, is written to the destination operand.

The EVEX encoded form of this instruction supports memory fault suppression.

The EVEX vesion of VPDPWSSD{,S} was previously introduced with AVX512-VNNI. The VEX version of of VPDPWSSD{,S} was previously introduced with AVX-VNNI.

10.4.3 OPERATION

```
VPDPW[UU,SU,US]D[,S] dest, src1, src2 // VEX version
    VL = (128, 256)
    KL = VL/32
3
    ORIGDEST := DEST
5
    IF *src1 is signed*:
                            // SU
6
        src1extend := SIGN_EXTEND
7
    ELSE:
                            // UU,US
8
        src1extend := ZERO_EXTEND
9
    IF *src2 is signed*:
                            // US
10
        src2extend := SIGN_EXTEND
11
    ELSE:
                            // UU, SU
12
        src2extend := ZERO_EXTEND
13
14
    FOR i := 0 TO KL-1:
15
       p1dword := src1extend(SRC1.word[2*i+0]) * src2extend(SRC2.word[2*i+0])
16
       p2dword := src1extend(SRC1.word[2*i+1]) * src2extend(SRC2.word[2*i+1])
17
       IF *saturating version*:
18
            IF *UU instruction version*:
19
               DEST.dword[i] := UNSIGNED_DWORD_SATURATE(ORIGDEST.dword[i] + p1dword + p2dword)
20
            ELSE:
21
               DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] + p1dword + p2dword)
22
       ELSE:
23
            DEST.dword[i] := ORIGDEST.dword[i] + p1dword + p2dword
24
    DEST[MAX_VL-1:VL] := 0
25
```

```
VPDPW[UU,US,SU]D[,S] dest, src1, src2
                                                 // EVEX version
    VL = (128, 256, 512)
    KL = VL/32
3
    ORIGDEST := DEST
    IF *src1 is signed*:
                            // SU
6
        src1extend := SIGN_EXTEND
    ELSE:
                            // UU,US
8
        src1extend := ZERO_EXTEND
9
    IF *src2 is signed*:
                            // US
10
        src2extend := SIGN_EXTEND
11
                            // UU, SU
12
        src2extend := ZERO_EXTEND
13
14
    FOR i := 0 TO KL-1:
15
       IF k1[i] or *no writemask*:
16
            IF SRC2 is memory and EVEX.b == 1:
17
                  t := SRC2.dword[0]
18
            ELSE:
19
                  t := SRC2.dword[i]
20
21
            p1dword := src1extend(SRC1.word[2*i+0]) * src2extend(t.word[0])
22
            p2dword := src1extend(SRC1.word[2*i+1]) * src2extend(t.word[1])
23
24
            IF *saturating*:
25
                 IF *UU instruction version*:
                     DEST.dword[i] := UNSIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
27
                                                         p1dword + p2dword)
                ELSE:
29
                     DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] +
30
                                                         p1dword + p2dword)
31
            ELSE:
32
                DEST.dword[i] := ORIGDEST.dword[i] + p1dword + p2dword
33
34
       ELSE IF *zeroing*:
35
            DEST.dword[i] := 0
36
       ELSE: // Merge masking, dest element unchanged
37
            DEST.dword[i] := ORIGDEST.dword[i]
38
    DEST[MAX_VL-1:VL] := 0
39
```

10.4.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID	
VPDPWSUD xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWSUD ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWSUD zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPWSUDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWSUDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWSUDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPWUSD xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWUSD ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWUSD zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPWUSDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWUSDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWUSDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPWUUD xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWUUD ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWUUD zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	
VPDPWUUDS xmm1,	E4	N/A	AVX10.2	OR
xmm2, xmm3/m128			AVX10_VNNI_INT	
VPDPWUUDS ymm1,	E4	N/A	AVX10.2	OR
ymm2, ymm3/m256			AVX10_VNNI_INT	
VPDPWUUDS zmm1,	E4	N/A	AVX10.2	OR
zmm2, zmm3/m512			AVX10_VNNI_INT	

Chapter 11

INTEL® AVX10.2 MINMAX INSTRUCTIONS

11.1 VMINMAXBF16

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.F2.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXBF16 xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst, imm8		V / V	
EVEX.256.F2.0F3A.W0 52 /r /ib	Α	4 V/V	AVX10.2
VMINMAXBF16 ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst, imm8		V / V	
EVEX.512.F2.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXBF16 zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst, imm8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

11.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	IMM8(r)

11.1.2 DESCRIPTION

This instruction perform min/max comparison between two SIMD registers. An immediate control selects which comparison operation is performed, and also allows to override the sign of the comparison result.

The numeric behavior of the comparison operations are slightly different than VRANGE* and FP MIN/MAX instructions, and follows the "Minimum and Maximum operations" definitions in IEEE-754-2019 standard section 9.6.

The immediate bytes controls the comparison operation according to Table 11.1 and the sign control according to Table 11.2.

The sign control indication ignores NAN signs: it does not manipulate the sign if the result is a NAN, and does not copy the sign of SRC1 (for sign control = 0b00) if SRC1 is a NAN. NaN propagation and sign control behavior in case of NaN operands are described in Table 11.3 and Table 11.4.

This instruction does not generate floating point exceptions and does not consult or update MXCSR. Denormal bfloat16 input operands are treated as zeros (DAZ) and denormal bfloat16 outputs are flushed to zero (FTZ).

11.1.3 OPERATION

```
VMINMAXBF16 dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
   KL := VL / 16
3
    for i := 0 to KL-1:
5
        if k1[i] or *no writemask*:
6
            if src2 is memory and (EVEX.b == 1):
7
                dest.bf16[i] := minmax(src1.bf16[i], src2.bf16[0],
8
                                         imm8, daz=true, except=false)
9
            else:
10
                dest.bf16[i] := minmax(src1.bf16[i], src2.bf16[i],
11
                                        imm8, daz=true, except=false)
12
        else if *zeroing*:
13
                dest.bf16[i] := 0
14
        //else dest.bf16[i] remains unchanged
15
16
    dest[MAX_VL-1:VL] := 0
```

11.1.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMINMAXBF16 xmm1,	E4	N/A	AVX10.2
xmm2, xmm3/m128,			
imm8			
VMINMAXBF16 ymm1,	E4	N/A	AVX10.2
ymm2, ymm3/m256,			
imm8			
VMINMAXBF16 zmm1,	E4	N/A	AVX10.2
zmm2, zmm3/m512,			
imm8			

11.2 VMINMAX[PH,PS,PD]

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.0F3A.W1 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPD xmm1{k1}{z}, xmm2, xmm3/m128/m64bcst, imm8		V / V	
EVEX.256.66.0F3A.W1 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPD ymm1{k1}{z}, ymm2, ymm3/m256/m64bcst, imm8		V / V	
EVEX.512.66.0F3A.W1 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPD zmm1{k1}{z}, zmm2, zmm3/m512/m64bcst {sae}, imm8		V / V	
EVEX.128.NP.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPH xmm1{k1}{z}, xmm2, xmm3/m128/m16bcst, imm8		V / V	
EVEX.256.NP.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPH ymm1{k1}{z}, ymm2, ymm3/m256/m16bcst, imm8			
EVEX.512.NP.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPH zmm1{k1}{z}, zmm2, zmm3/m512/m16bcst {sae}, imm8		V / V	
EVEX.128.66.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst, imm8		V / V	
EVEX.256.66.0F3A.W0 52 /r /ib	Α	V/V	AVX10.2
VMINMAXPS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst, imm8		V / V	
EVEX.512.66.0F3A.W0 52 /r /ib	Α	\//\/	AVX10.2
$VMINMAXPS\ zmm1\{k1\}\{z\},\ zmm2,\ zmm3/m512/m32bcst\ \{sae\},\ imm8$	^	V/V	

11.2.1 INSTRUCTION OPERAND ENCODING

Op/I	n Tu	ple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FU	ILL	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	IMM8(r)

11.2.2 DESCRIPTION

This instruction perform min/max comparison between two SIMD registers. An immediate control selects which comparison operation is performed, and also allows to override the sign of the comparison result.

The numeric behavior of the comparison operations are slightly different than VRANGE* and FP MIN/MAX instructions, and follows the "Minimum and Maximum operations" definitions in IEEE-754-2019 standard section 9.6.

Table 11.1 describes the encoding of the imm8 operand. Bits [7:5] are reserved. #IE signalling behavior differs betwen operations which do not have a "Number" suffix¹ and those that are suffixed with "Number"².

imm8[4]	imm8[1:0]	Operation	Description
min/max	Op-select		
0b0	0b00	minimum ¹	x if x <=y, y if y< x, and a quiet NaN if either
			operand is a NaN.
0b0	0b01	maximum ¹	x if $x \ge y$, y if $y \ge x$, and a quiet NaN if either
			operand is a NaN.
0b0	0b10	minimumMagnitude ¹	x if $ x < y $, y if $ y < x $, otherwise minimum(x, y).
0b0	0b11	maximumMagnitude ¹	x if $ x > y $, y if $ y > x $, otherwise maximum(x, y).
0b1	0b00	minimumNumber ²	x if $x \le y$, y if $y \le x$, and the number if one operand
			is a number and the other is a NaN (including sig-
			naling NaN which is ignored and not converted to
			a quiet NaN). If both operands are NaNs, a quiet
			NaN is returned. If either operand is a signaling
			NaN, an invalid operation exception is signaled.
0b1	0b01	maximumNumber ²	x if $x \ge y$, y if $y \ge x$, and the number if one operand
			is a number and the other is a NaN (including sig-
			naling NaN which is ignored and not converted to
			a quiet NaN). If both operands are NaNs, a quiet
			NaN is returned. If either operand is a signaling
			NaN, an invalid operation exception is signaled.
0b1	0b10	minimumMagnitudeNumber ²	x if x < y , y if y < x , otherwise minimumNum-
			ber(x, y).
0b1	0b11	maximumMagnitudeNumber ²	x if x > y , y if y > x , otherwise maximumNum-
			ber(x, y).

Table 11.1: MINMAX operation selection according to imm8[4] and imm8[1:0].

This instruction raises Invalid exception (#IE) if either of the operands is an SNAN, and a denormal exception (#DE) if either operand is a denormal and none of the operands are NAN.

The sign control indication ignores NAN signs: it does not manipulate the sign if the result is a NAN, and does not copy the sign of SRC1 (for sign control = 0b00) if SRC1 is a NAN. NaN propagation and sign control behavior in case of NaN operands are described in Table 11.3 and Table 11.4.

 $^{^{1}}$ -0 < +0, #IE is reported in case of any sNaN source operand

²-0 < +0, #IE if both are NaN, and either one is sNaN

imm8[3:2] Sign control	Sign	
0b00	Select sign (src1)	
0b01	Select sign (compare result)	
0b10	Set sign to 0	
0b11	Set sign to 1	

Table 11.2: MINMAX sign control according to imm8[3:2].

src1	src2	Result	IE Signaling Due To Comparison	Imm8[3:2] effect to range output
sNaN1	sNAN2	Quiet(sNaN1)	Yes	Ignored
sNaN1	qNaN2	Quiet(sNaN1)	Yes	Ignored
sNaN1	Norm2	Quiet(sNaN1)	Yes	Ignored
qNaN1	sNaN2	Quiet(sNaN2)	Yes	Ignored
qNaN1	qNaN2	qNaN1	No	Ignored
qNaN1	Norm2	qNaN1	No	Ignored
Norm1	sNaN2	Quiet(sNaN2)	Yes	Ignored
Norm1	qNaN2	qNaN2	No	Ignored

Table 11.3: NaN propagation of one or more NaN input values and effect of imm8[3:2] for minimum, minimumMagnitude, maximum, maximumMagnitude MINMAX operations.

src1	src2	Result	IE Signaling Due To Comparison	Imm8[3:2] effect to range output
sNaN1	sNAN2	Quiet(sNaN1)	Yes	Ignored
sNaN1	qNaN2	Quiet(sNaN1)	Yes	Ignored
sNaN1	Norm2	Norm2	Yes	Imm8[3:2] == 0b00 ignored
				other values applicable
qNaN1	sNaN2	Quiet(sNaN2)	Yes	Ignored
qNaN1	qNaN2	qNaN1	No	Ignored
qNaN1	Norm2	Norm2	No	Imm8[3:2] == 0b00 ignored
				other values applicable
Norm1	sNaN2	Norm1	Yes	Applicable
Norm1	qNaN2	Norm1	No	Applicable

Table 11.4: NaN propagation of one or more NaN input values and effect of imm8[3:2] for minimumNumber, minimumMagnitudeNumber, maximumNumber, maximumMagnitudeNumber MINMAX operations.

imm8[4]	imm8[1:0]	Operation Comparison Result for Opposite-Sig	
min/max	Op-select		
0	00	Minimum	-0
1	00	MinimumNumber	-0
0	10	MinimumMagnitude	-0
1	10	MinimumMagnitudeNumber	-0
0	01	Maximum	+0
1	01	MaximumNumber	+0
0	11	MaximumMagnitude	+0
1	11	MaximumMagnitudeNumber	+0

Table 11.5: MINMAX Operation Behavior With Signed Comparison of Opposite-Signed Zeros (src1=-0 and src2=+0, or src1=+0 and src2=-0)

imm8[4]	imm8[1:0]	Operation	Comparison Result for Equal Magnitude Inputs
min/max	Op-select		
0	00	Minimum	b
1	00	MinimumNumber	b
0	10	MinimumMagnitude	b
1	10	MinimumMagnitudeNumber	b
0	01	Maximum	a
1	01	MaximumNumber	a
0	11	MaximumMagnitude	a
1	11	MaximumMagnitudeNumber	a

Table 11.6: MINMAX Operation Behavior With Equal Magnitude Comparisons (src1=a and src2=b, or src1=b and src2=a, where |a|=|b| and a>0 and b<0)

11.2.3 OPERATION

```
VMINMAXPD dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
    KL := VL / 64
3
    for i := 0 to KL-1:
5
        if k1[i] or *no writemask*:
6
             if src2 is memory and (EVEX.b == 1):
7
                 dest.f64[i] := minmax(src1.f64[i], src2.f64[0],
8
                                         imm8, daz=MXCSR.DAZ, except=true)
q
             else:
10
                 dest.f64[i] := minmax(src1.f64[i], src2.f64[i],
11
                                         imm8, daz=MXCSR.DAZ, except=true)
12
        else if *zeroing*:
13
                 dest.f64[i] := 0
14
        //else dest.f64[i] remains unchanged
15
16
    dest[MAX_VL-1:VL] := 0
```

```
VMINMAXPS dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
    KL := VL / 32
3
    for i := 0 to KL-1:
5
        if k1[i] or *no writemask*:
6
            if src2 is memory and (EVEX.b == 1):
                 dest.f32[i] := minmax(src1.f32[i], src2.f32[0],
8
                                        imm8, daz=MXCSR.DAZ, except=true)
            else:
10
                 dest.f32[i] := minmax(src1.f32[i], src2.f32[i],
                                        imm8, daz=MXCSR.DAZ, except=true)
12
        else if *zeroing*:
13
                 dest.f32[i] := 0
14
        //else dest.f32[i] remains unchanged
15
16
    dest[MAX_VL-1:VL] := 0
```

```
VMINMAXPH dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
    KL := VL / 16
3
    for i := 0 to KL-1:
5
        if k1[i] or *no writemask*:
6
            if src2 is memory and (EVEX.b == 1):
                 dest.f16[i] := minmax(src1.f16[i], src2.f16[0],
8
                                        imm8, daz=false, except=true)
9
            else:
10
                 dest.f16[i] := minmax(src1.f16[i], src2.f16[i],
11
                                        imm8, daz=false, except=true)
12
        else if *zeroing*:
13
                 dest.f16[i] := 0
14
        //else dest.f16[i] remains unchanged
15
16
    dest[MAX_VL-1:VL] := 0
17
```

11.2.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

11.2.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMINMAXPD xmm1,	E2	ID	AVX10.2
xmm2, xmm3/m128,			
imm8			
VMINMAXPD ymm1,	E2	ID	AVX10.2
ymm2, ymm3/m256,			
imm8			
VMINMAXPD zmm1,	E2	ID	AVX10.2
zmm2, zmm3/m512,			
imm8			
VMINMAXPH xmm1,	E2	ID	AVX10.2
xmm2, xmm3/m128,			
imm8			
VMINMAXPH ymm1,	E2	ID	AVX10.2
ymm2, ymm3/m256,			
imm8			

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
VMINMAXPH zmm1,	E2	ID	AVX10.2
zmm2, zmm3/m512,			
imm8			
VMINMAXPS xmm1,	E2	ID	AVX10.2
xmm2, xmm3/m128,			
imm8			
VMINMAXPS ymm1,	E2	ID	AVX10.2
ymm2, ymm3/m256,			
imm8			
VMINMAXPS zmm1,	E2	ID	AVX10.2
zmm2, zmm3/m512,			
imm8			

11.3 VMINMAX[SH,SS,SD]

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.66.0F3A.W1 53 /r /ib	A	V/V	AVX10.2
VMINMAXSD xmm1{k1}{z}, xmm2, xmm3/m64 {sae}, imm8	, ,	•,•	
EVEX.LLIG.NP.0F3A.W0 53 /r /ib		V/V	AVX10.2
VMINMAXSH xmm1{k1}{z}, xmm2, xmm3/m16 {sae}, imm8	A	•,•	
EVEX.LLIG.66.0F3A.W0 53 /r /ib		V/V	AVX10.2
VMINMAXSS xmm1{k1}{z}, xmm2, xmm3/m32 {sae}, imm8	A	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

11.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(w)	VVVV(r)	MODRM.R/M(r)	IMM8(r)

11.3.2 DESCRIPTION

This instruction perform min/max comparison between two elements in SIMD registers. An immediate control selects which comparison operation is performed, and also allows to override the sign of the comparison result.

The numeric behavior of the comparison operations are slightly different than VRANGE* and FP MIN/MAX instructions, and follows the "Minimum and Maximum operations" definitions in IEEE-754-2019 standard section 9.6.

The immediate bytes controls the comparison operation according to Table 11.1 and the sign control according to Table 11.2.

This instruction raises Invalid exception (#IE) if either of the operands is an SNAN, and a denormal exception (#DE) if either operand is a denormal and none of the operands are NAN.

The sign control indication ignores NAN signs: it does not manipulate the sign if the result is a NAN, and does not copy the sign of SRC1 (for sign control = 0b00) if SRC1 is a NAN. NaN propagation and sign control behavior in case of NaN operands are described in Table 11.3 and Table 11.4.

Bits 127:16/32/64 are copied to the destination from the respective elements of the first operand

11.3.3 OPERATION

```
VMINMAXSD dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
2
3
    if k1[0] or *no writemask*:
        dest.f64[0] := minmax(src1.f64[0], src2.f64[0],
5
                                imm8, daz=MXCSR.DAZ, except=true)
6
    else if *zeroing*:
7
            dest.f64[0] := 0
8
    //else dest.f64[0] remains unchanged
9
10
    dest[127:64] := src1[127:64]
11
    dest[MAX_VL-1:VL] := 0
12
```

```
VMINMAXSS dest {k1}, src1, src2, imm8
    VL = 128, 256 \text{ or } 512
2
3
    if k1[0] or *no writemask*:
4
        dest.f32[0] := minmax(src1.f32[0], src2.f32[0],
5
                                imm8, daz=MXCSR.DAZ, except=true)
6
    else if *zeroing*:
7
        dest.f32[0] := 0
8
    //else dest.f32[0] remains unchanged
9
10
    dest[127:32] := src1[127:32]
11
    dest[MAX_VL-1:VL] := 0
```

```
VMINMAXSH dest {k1}, src1, src2, imm8
1
    VL = 128, 256 \text{ or } 512
2
3
    if k1[0] or *no writemask*:
        dest.f16[0] := minmax(src1.f16[0], src2.f16[0],
5
                                imm8, daz=false, except=true)
6
    else if *zeroing*:
7
        dest.f16[0] := 0
8
    //else dest.f16[0] remains unchanged
9
10
    dest[127:16] := src1[127:16]
11
    dest[MAX_VL-1:VL] := 0
12
```

11.3.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Denormal, Invalid In abbreviated form, this includes: DE, IE

11.3.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VMINMAXSD xmm1,	E3	ID	AVX10.2
xmm2, xmm3/m64, imm8			
VMINMAXSH xmm1,	E3	ID	AVX10.2
xmm2, xmm3/m16, imm8			
VMINMAXSS xmm1,	E3	ID	AVX10.2
xmm2, xmm3/m32, imm8			

Chapter 12

INTEL® AVX10.2 SATURATING CONVERT INSTRUCTIONS

12.1 VCVT[,T]BF162I[,U]BS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.MAP5.W0 69 /r		V/V	AVX10.2
VCVTBF162IBS xmm1{k1}{z}, xmm2/m128/m16bcst	A	V / V	
EVEX.256.F2.MAP5.W0 69 /r	A	V/V	AVX10.2
VCVTBF162IBS ymm1{k1}{z}, ymm2/m256/m16bcst	'	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.F2.MAP5.W0 69 /r	A	V/V	AVX10.2
VCVTBF162IBS zmm1{k1}{z}, zmm2/m512/m16bcst		V / V	
EVEX.128.F2.MAP5.W0 6B /r	Α	V/V	AVX10.2
VCVTBF162IUBS xmm1{k1}{z}, xmm2/m128/m16bcst		•/•	
EVEX.256.F2.MAP5.W0 6B /r	Α	V/V	AVX10.2
VCVTBF162IUBS ymm1{k1}{z}, ymm2/m256/m16bcst		V / V	
EVEX.512.F2.MAP5.W0 6B /r	· A V		AVX10.2
VCVTBF162IUBS zmm1{k1}{z}, zmm2/m512/m16bcst			
EVEX.128.F2.MAP5.W0 68 /r	A	V/V	AVX10.2
VCVTTBF162IBS xmm1{k1}{z}, xmm2/m128/m16bcst		*/ *	
EVEX.256.F2.MAP5.W0 68 /r	A	V/V	AVX10.2
VCVTTBF162IBS ymm1{k1}{z}, ymm2/m256/m16bcst		V / V	
EVEX.512.F2.MAP5.W0 68 /r	Α	V/V	AVX10.2
VCVTTBF162IBS zmm1{k1}{z}, zmm2/m512/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.128.F2.MAP5.W0 6A /r	A	V/V	AVX10.2
VCVTTBF162IUBS xmm1{k1}{z}, xmm2/m128/m16bcst			
EVEX.256.F2.MAP5.W0 6A /r	А	V/V	AVX10.2
VCVTTBF162IUBS ymm1{k1}{z}, ymm2/m256/m16bcst		V / V	
EVEX.512.F2.MAP5.W0 6A /r	Α	V/V	AVX10.2
VCVTTBF162IUBS zmm1{k1}{z}, zmm2/m512/m16bcst		", "	

12.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.1.2 DESCRIPTION

These instructions convert eight, sixteen or thirty-two packed brain-float16 values (aka bf16) in the source operand with saturation to eight, sixteen or thirty-two signed or un-signed byte integers in the destination operand

The downconverted 8-bit result is written inplace at the lower 8-bit of the corresponding 16-bit element. The upper byte is zeroed.

These instructions does not generate floating point exceptions and does not consult or update MXCSR. Denormal bfloat16 input operands are treated as zeros (DAZ)

VCVTBF162IBS converts brain-float16 floating point elements into signed byte integer elements with saturation. When a conversion is inexact, the rounding mode is RNE. If a converted result cannot be represented in the destination format then: If value is too big, then INT_MAX value (2^(w-1)-1, where w represents the number of bits in the destination format) is returned. If value is too small, then INT_MIN value (2^(w-1)) is returned. For NaN, (0) is returned.

VCVTBF162IUBS converts brain-float16 floating point elements into un-signed byte integer elements with saturation. When a conversion is inexact, the rounding mode is RNE. If a converted result cannot be represented in the destination format then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

VCVTTBF162IBS converts brain-float16 floating point elements into signed byte integer elements with saturation. When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format then: If value is too big, the INT_MAX value $(2^(w-1)-1)$, where w represents the number of bits in the destination format) is returned. If value is too small, the INT_MIN value $(2^(w-1))$ is returned. For NaN, (0) is returned.

VCVTTBF162IUBS converts brain-float16 floating point elements into un-signed byte integer elements with saturation. When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

12.1.3 OPERATION

```
VCVT[,T]BF162[,U]IBS dest {k1}, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF src is memory and (EVEX.b == 1):
6
                tsrc := src.bf16[0]
7
8
            ELSE:
                tsrc := src.bf16[j]
9
            tmp := 0
10
            IF *TRUNCATED*:
11
                IF *dest is signed*:
12
                     tmp.byte[0] := convert_bf16_to_signed_byte_truncate_saturate(tsrc)
13
14
                     tmp.byte[0] := convert_bf16_to_unsigned_byte_truncate_saturate(tsrc)
15
            ELSE:
16
                 IF *dest is signed*:
17
                     tmp.byte[0] := convert_bf16_to_signed_byte_rne_saturate(tsrc)
18
                ELSE:
                     tmp.byte[0] := convert_bf16_to_unsigned_byte_rne_saturate(tsrc)
20
            dest.word[j] := tmp
21
        ELSE IF *zeroing*:
22
            dest.word[j] := 0
23
        // else dest.word[j] remains unchanged
24
25
    dest[MAX_VL-1:VL] := 0
26
```

12.1.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTBF162IBS	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VCVTBF162IBS	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VCVTBF162IBS	zmm1,	E4	N/A	AVX10.2
zmm2/m512				
VCVTBF162IUBS	xmm1,	E4	N/A	AVX10.2
xmm2/m128				
VCVTBF162IUBS	ymm1,	E4	N/A	AVX10.2
ymm2/m256				
VCVTBF162IUBS	zmm1,	E4	N/A	AVX10.2
zmm2/m512				

Continued on next page...

12.1. VCVT[,T]BF162I[,U]BS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVTTBF162IBS xmm1,	E4	N/A	AVX10.2
xmm2/m128			
VCVTTBF162IBS ymm1,	E4	N/A	AVX10.2
ymm2/m256			
VCVTTBF162IBS zmm1,	E4	N/A	AVX10.2
zmm2/m512			
VCVTTBF162IUBS xmm1,	E4	N/A	AVX10.2
xmm2/m128			
VCVTTBF162IUBS ymm1,	E4	N/A	AVX10.2
ymm2/m256			
VCVTTBF162IUBS zmm1,	E4	N/A	AVX10.2
zmm2/m512			

Document Number: 361050-005US, Revision: 5.0

12.2 VCVTTPD2DQS

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP5.W1 6D /r	AP5.W1 6D /r A V/V		AVX10.2
VCVTTPD2DQS xmm1{k1}{z}, xmm2/m128/m64bcst	^	,,,	
EVEX.256.NP.MAP5.W1 6D /r	VEX.256.NP.MAP5.W1 6D /r		AVX10.2
VCVTTPD2DQS xmm1{k1}{z}, ymm2/m256/m64bcst		V/V	
VEX.512.NP.MAP5.W1 6D /r		V/V	AVX10.2
VCVTTPD2DQS ymm1{k1}{z}, zmm2/m512/m64bcst {sae}		•,•	

12.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.2.2 DESCRIPTION

VCVTTPD2DQS: Converts packed double-precision floating-point values in the source operand (the second operand) with truncation and saturation to packed doubleword integers in the destination operand (the first operand). The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPD or VRNDSCALEPD instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.2.3 OPERATION

```
1
    VCVTTPD2DQS (EVEX encoded versions) when src2 operand is a register
2
    (KL, VL) = (2, 128), (4, 256), (8, 512)
3
    FOR j := 0 TO KL-1
       i := j * 32
5
       k := j * 64
6
       IF k1[j] OR *no writemask*
7
8
          DEST[i+31:i] := convert_DP_to_DW_SignedInteger_TruncateSaturate(SRC[k+63:k])
q
       ELSE
10
          IF *merging-masking*
                                  ; merging-masking
11
          THEN *DEST[i+31:i] remains unchanged*
12
          FLSE
13
          DEST[i+31:i] := 0 ; zeroing-masking
14
          FΙ
15
       FI;
16
    ENDFOR
17
    DEST [MAXVL-1:VL/2] := 0
18
    VCVTTPD2DQS (EVEX encoded versions) when src operand is a memory source
19
    (KL, VL) = (2, 128), (4, 256), (8, 512)
20
    FOR j := 0 TO KL-1
21
       i := j * 32
22
       k := j * 64
23
       IF k1[j] OR *no writemask*
24
       THEN
25
          IF (EVEX.b = 1)
26
          THEN
27
             DEST[i+31:i] := convert_DP_to_DW_SignedInteger_TruncateSaturate(SRC[63:0])
28
29
             DEST[i+31:i] := convert_DP_to_DW_SignedInteger_TruncateSaturate(SRC[k+63:k])
30
          FI;
31
       ELSE
32
          IF *merging-masking* ; merging-masking
33
             THEN *DEST[i+31:i] remains unchanged*
34
35
             DEST[i+31:i] := 0 ; zeroing-masking
          FΙ
37
       FI;
    ENDFOR
39
    DEST[MAXVL-1:VL/2] := 0
40
41
```

12.2.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.2.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPD2DQS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPD2DQS	xmm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPD2DQS	ymm1,	E2	IP	AVX10.2
zmm2/m512				

12.3 VCVTTPD2QQS

Encoding / Instruction		64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W1 6D /r	5.W1 6D /r A V/V		AVX10.2
VCVTTPD2QQS xmm1{k1}{z}, xmm2/m128/m64bcst	^	• , •	
EVEX.256.66.MAP5.W1 6D /r	Α	V/V	AVX10.2
VCVTTPD2QQS ymm1{k1}{z}, ymm2/m256/m64bcst	A	V / V	
VEX.512.66.MAP5.W1 6D /r		V/V	AVX10.2
VCVTTPD2QQS zmm1{k1}{z}, zmm2/m512/m64bcst {sae}		V / V	

12.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.3.2 DESCRIPTION

VCVTTPD2QQS: Converts packed double-precision floating-point values in the source operand (second operand) to packed quadword integers in the destination operand (first operand) with truncation and saturation. The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPD or VRNDSCALEPD instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.3.3 OPERATION

```
VCVTTPD2QQS (EVEX encoded version) when src operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
    i := j * 64
    IF k1[j] OR *no writemask*
5
        THEN DEST[i+63:i] := convert_DP_to_QW_SignedInteger_TruncateSaturate(SRC[i+63:i])
6
    ELSE
7
8
        IF *merging-masking*
                                 ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
q
        ELSE
10
            DEST[i+63:i] := 0 ; zeroing-masking
11
        FΙ
12
    FI;
13
    ENDFOR
14
    DEST[MAXVL-1:VL] := 0
15
16
    VCVTTPD2QQS (EVEX encoded version) when src operand is a memory source
17
    (KL, VL) = (2, 128), (4, 256), (8, 512)
18
    FOR j := 0 TO KL-1
19
    i := j * 64
20
    IF k1[j] OR *no writemask*
21
22
            IF (EVEX.b == 1)
23
            THEN
24
                DEST[i+63:i] := convert DP to QW SignedInteger TruncateSaturate(SRC[63:0])
25
            ELSE
26
                DEST[i+63:i] := convert_DP_to_QW_SignedInteger_TruncateSaturate(SRC[i+63:i])
27
            FI;
28
    ELSE
29
        IF *merging-masking*
                                  ; merging-masking
30
            THEN *DEST[i+63:i] remains unchanged*
31
        ELSE
32
            DEST[i+63:i] := 0 ; zeroing-masking
33
        FΙ
    FI;
35
    ENDFOR
    DEST[MAXVL-1:VL] := 0
37
```

12.3.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.3.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPD2QQS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPD2QQS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPD2QQS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

12.4 VCVTTPD2UDQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP5.W1 6C /r	Α	V/V	AVX10.2
VCVTTPD2UDQS xmm1{k1}{z}, xmm2/m128/m64bcst	, ,	•,•	
EVEX.256.NP.MAP5.W1 6C /r	X.256.NP.MAP5.W1 6C /r		AVX10.2
VCVTTPD2UDQS xmm1{k1}{z}, ymm2/m256/m64bcst		V/V	
EVEX.512.NP.MAP5.W1 6C /r	A	V/V	AVX10.2
VCVTTPD2UDQS ymm1{k1}{z}, zmm2/m512/m64bcst {sae}		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

12.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.4.2 DESCRIPTION

VCVTTPD2UDQS: Converts packed double-precision floating-point values in the source operand (the second operand) with truncation and saturation to packed unsigned doubleword integers in the destination operand (the first operand). The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPD or VRNDSCALEPD instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.4.3 OPERATION

```
VCVTTPD2UDQS (EVEX encoded versions) when src2 operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
        i := j * 32
        k := j * 64
5
        IF k1[j] OR *no writemask*
6
        THEN
7
            DEST[i+31:i] := convert DP to DW UnSignedInteger TruncateSaturate(SRC[k+63:k])
8
        ELSE
q
            IF *merging-masking*
                                     ; merging-masking
10
            THEN *DEST[i+31:i] remains unchanged*
11
12
            DEST[i+31:i] := 0 ; zeroing-masking
13
14
        FI;
15
    ENDFOR
16
    DEST[MAXVL-1:VL/2] := 0
17
18
    VCVTTPD2UDQS (EVEX encoded versions) when src operand is a memory source
19
    (KL, VL) = (2, 128), (4, 256), (8, 512)
20
    FOR j := 0 TO KL-1
        i := j * 32
22
        k := j * 64
23
        IF k1[j] OR *no writemask*
24
        THEN
25
            IF (EVEX.b = 1)
26
27
                DEST[i+31:i] := convert_DP_to_DW_UnSignedInteger_TruncateSaturate(SRC[63:0])
29
                DEST[i+31:i] := convert_DP_to_DW_UnSignedInteger_TruncateSaturate(SRC[k+63:k])
30
            FI;
31
        ELSE
32
            IF *merging-masking*
                                     ; merging-masking
33
               THEN *DEST[i+31:i] remains unchanged*
            ELSE
35
               DEST[i+31:i] := 0 ; zeroing-masking
            FΙ
37
        FI;
    ENDFOR
39
    DEST[MAXVL-1:VL/2] := 0
```

204

12.4.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.4.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPD2UDQS xr	mm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPD2UDQS xr	mm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPD2UDQS yr	mm1,	E2	IP	AVX10.2
zmm2/m512				

12.5 VCVTTPD2UQQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W1 6C /r	Α	V/V	AVX10.2
VCVTTPD2UQQS xmm1{k1}{z}, xmm2/m128/m64bcst	, ,	.,.	
EVEX.256.66.MAP5.W1 6C /r	.W1 6C /r		AVX10.2
VCVTTPD2UQQS ymm1{k1}{z}, ymm2/m256/m64bcst		V/V	
EVEX.512.66.MAP5.W1 6C /r	Α	V/V	AVX10.2
VCVTTPD2UQQS zmm1{k1}{z}, zmm2/m512/m64bcst {sae}		V / V	

12.5.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.5.2 DESCRIPTION

VCVTTPD2UQQS: Converts packed double-precision floating-point values in the source operand (second operand) to packed unsigned quadword integers in the destination operand (first operand) with truncation and saturation. The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPD or VRNDSCALEPD instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.5.3 OPERATION

```
VCVTTPD2UQQS (EVEX encoded version) when src operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
    i := j * 64
    IF k1[j] OR *no writemask*
5
        THEN DEST[i+63:i] := convert_DP_to_QW_UnSignedInteger_TruncateSaturate(SRC[i+63:i])
6
    ELSE
7
8
        IF *merging-masking*
                                  ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
q
        ELSE
10
            DEST[i+63:i] := 0 ; zeroing-masking
11
        FΙ
12
    FI;
13
    ENDFOR
14
    DEST[MAXVL-1:VL] := 0
15
16
    VCVTTPD2UQQS (EVEX encoded version) when src operand is a memory source
17
    (KL, VL) = (2, 128), (4, 256), (8, 512)
18
    FOR j := 0 TO KL-1
19
    i := j * 64
20
    IF k1[j] OR *no writemask*
21
22
            IF (EVEX.b == 1)
23
            THEN
24
                DEST[i+63:i] :=
25
                     convert_DP_to_QW_UnSignedInteger_TruncateSaturate(SRC[63:0])
26
                DEST[i+63:i] := convert_DP_to_QW_UnSignedInteger_TruncateSaturate(SRC[i+63:i])
27
            FI;
28
    ELSE
29
        IF *merging-masking*
                                  ; merging-masking
30
            THEN *DEST[i+63:i] remains unchanged*
31
        ELSE
32
            DEST[i+63:i] := 0 ; zeroing-masking
33
        FΙ
    FI;
35
    ENDFOR
    DEST[MAXVL-1:VL] := 0
37
```

12.5.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.5.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVTTPD2UQQS xmm1, xmm2/m128	E2	IP	AVX10.2
VCVTTPD2UQQS ymm1,	E2	IP	AVX10.2
ymm2/m256	EZ	IF .	AVX10.2
VCVTTPD2UQQS zmm1, zmm2/m512	E2	IP	AVX10.2

12.6 VCVT[,T]PH2I[,U]BS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.MAP5.W0 69 /r	Α	V/V	AVX10.2
VCVTPH2IBS xmm1{k1}{z}, xmm2/m128/m16bcst		V / V	
EVEX.256.NP.MAP5.W0 69 /r	A	V/V	AVX10.2
VCVTPH2IBS ymm1{k1}{z}, ymm2/m256/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.NP.MAP5.W0 69 /r	Α	V/V	AVX10.2
VCVTPH2IBS zmm1{k1}{z}, zmm2/m512/m16bcst {er}		•/•	
EVEX.128.NP.MAP5.W0 6B /r	A	V/V	AVX10.2
VCVTPH2IUBS xmm1{k1}{z}, xmm2/m128/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.256.NP.MAP5.W0 6B /r	A	V/V	AVX10.2
VCVTPH2IUBS ymm1{k1}{z}, ymm2/m256/m16bcst		V / V	
EVEX.512.NP.MAP5.W0 6B /r	VEX.512.NP.MAP5.W0 6B /r		AVX10.2
VCVTPH2IUBS zmm1{k1}{z}, zmm2/m512/m16bcst {er}		V/V	
EVEX.128.NP.MAP5.W0 68 /r	A	V/V	AVX10.2
VCVTTPH2IBS xmm1{k1}{z}, xmm2/m128/m16bcst			
EVEX.256.NP.MAP5.W0 68 /r	A	V/V	AVX10.2
VCVTTPH2IBS ymm1{k1}{z}, ymm2/m256/m16bcst		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.512.NP.MAP5.W0 68 /r	A	V/V	AVX10.2
VCVTTPH2IBS zmm1{k1}{z}, zmm2/m512/m16bcst {sae}		V / V	
EVEX.128.NP.MAP5.W0 6A /r	Α	V/V	AVX10.2
VCVTTPH2IUBS xmm1{k1}{z}, xmm2/m128/m16bcst	_	V / V	
EVEX.256.NP.MAP5.W0 6A /r		V/V	AVX10.2
VCVTTPH2IUBS ymm1{k1}{z}, ymm2/m256/m16bcst	A	V / V	
EVEX.512.NP.MAP5.W0 6A /r	Α	V/V	AVX10.2
VCVTTPH2IUBS zmm1{k1}{z}, zmm2/m512/m16bcst {sae}		V / V	

12.6.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.6.2 DESCRIPTION

These instructions convert eight, sixteen or thirty-two packed half-precision floating-point values (aka fp16) in the source operand to eight, sixteen or thirty-two signed or un-signed byte integers in the destination operand

The downconverted 8-bit result is written inplace at the lower 8-bit of the corresponding 16-bit element. The upper byte is zeroed.

VCVTPH2IBS converts half-precision floating point elements into signed byte integer elements. When a conversion is inexact, floating-point precision exception is raised and the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w represents the number of bits in the destination format) is returned. If value is too small, the INT_MIN value (2^(w-1)) is returned. For NaN, (0) is returned.

VCVTPH2IUBS converts half-precision floating point elements into un-signed byte integer elements. When a conversion is inexact, floating-point precision exception is raised and the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

VCVTTPH2IBS converts half-precision floating point elements into signed byte integer elements. When a conversion is inexact, floating-point precision exception is raised and a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w represents the number of bits in the destination format) is returned. If value is too small, the INT_MIN value (2^(w-1)) is returned. For NaN, (0) is returned.

VCVTTPH2IUBS converts half-precision floating point elements into un-signed byte integer elements. When a conversion is inexact, floating-point precision exception is raised and a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

12.6.3 OPERATION

```
VCVT[,T]PH2I[,U]BS dest {k1}, src
    (KL, VL) = (8, 128), (16, 256), (32, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF src is memory and (EVEX.b == 1):
6
                 tsrc := src.fp16[0]
7
            ELSE:
8
                tsrc := src.fp16[j]
q
            tmp := 0
10
            IF *TRUNCATED*:
11
                IF *dest is signed*:
12
                     tmp.byte[0] := convert_fp16_to_signed_byte_truncate_saturate(tsrc)
13
14
                     tmp.byte[0] := convert_fp16_to_unsigned_byte_truncate_saturate(tsrc)
15
            ELSE:
16
                 IF *dest is signed*:
17
                     tmp.byte[0] := convert_fp16_to_signed_byte_saturate(tsrc)
18
                ELSE:
                     tmp.byte[0] := convert_fp16_to_unsigned_byte_saturate(tsrc)
20
            dest.word[j] := tmp
21
        ELSE IF *zeroing*:
22
            dest.word[j] := 0
23
        // else dest.word[j] remains unchanged
25
    dest[MAX_VL-1:VL] := 0
26
```

12.6.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.6.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTPH2IBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTPH2IBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTPH2IBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

Continued on next page...

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTPH2IUBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTPH2IUBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTPH2IUBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				
VCVTTPH2IBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPH2IBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPH2IBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				
VCVTTPH2IUBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPH2IUBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPH2IUBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

12.7 VCVTTPS2DQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP5.W0 6D /r	Α	V/V	AVX10.2
VCVTTPS2DQS xmm1{k1}{z}, xmm2/m128/m32bcst	, (V / V	
EVEX.256.NP.MAP5.W0 6D /r		V/V	AVX10.2
VCVTTPS2DQS ymm1{k1}{z}, ymm2/m256/m32bcst	Α	V / V	
EVEX.512.NP.MAP5.W0 6D /r	Α	V/V	AVX10.2
VCVTTPS2DQS zmm1{k1}{z}, zmm2/m512/m32bcst {sae}	^	V / V	

12.7.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.7.2 DESCRIPTION

VCVTTPS2DQS: Converts packed single-precision floating-point values in the source operand to doubleword integers in the destination operand with truncation and saturation. The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPS or VRNDSCALEPS instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD

12.7.3 OPERATION

```
VCVTTPS2DQS (EVEX encoded versions) when src2 operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
        i := j * 32
        IF k1[j] OR *no writemask*
5
        THEN
6
            DEST[i+31:i] := convert SP to DW SignedInteger TruncateSaturate(SRC[k+31:k])
7
8
        ELSE
            IF *merging-masking*
                                     ; merging-masking
q
            THEN *DEST[i+31:i] remains unchanged*
10
            FLSE.
11
            DEST[i+31:i] := 0 ; zeroing-masking
12
            FT
13
        FI;
14
    ENDFOR
15
    DEST[MAXVL-1:VL/2] := 0
16
17
    VCVTTPS2DQS (EVEX encoded versions) when src operand is a memory source
18
    (KL, VL) = (2, 128), (4, 256), (8, 512)
19
    FOR j := 0 TO KL-1
20
        i := j * 32
21
        IF k1[j] OR *no writemask*
22
        THEN
23
            IF (EVEX.b = 1)
24
25
                DEST[i+31:i] := convert_SP_to_DW_SignedInteger_TruncateSaturate(SRC[31:0])
26
27
                 DEST[i+31:i] := convert_SP_to_DW_SignedInteger_TruncateSaturate(SRC[k+31:k])
28
            FI;
29
        ELSE
30
            IF *merging-masking*
                                     ; merging-masking
31
               THEN *DEST[i+31:i] remains unchanged*
32
33
               DEST[i+31:i] := 0 ; zeroing-masking
            FΙ
35
        FI;
37
   DEST[MAXVL-1:VL/2] := 0
```

12.7.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.7.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPS2DQS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPS2DQS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPS2DQS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

12.8 VCVT[,T]PS2I[,U]BS

Encoding / Instruction		64/32-bit mode	CPUID
EVEX.128.66.MAP5.W0 69 /r VCVTPS2IBS xmm1{k1}{z}, xmm2/m128/m32bcst		V/V	AVX10.2
EVEX.256.66.MAP5.W0 69 /r VCVTPS2IBS ymm1{k1}{z}, ymm2/m256/m32bcst		V/V	AVX10.2
EVEX.512.66.MAP5.W0 69 /r VCVTPS2IBS zmm1{k1}{z}, zmm2/m512/m32bcst {er}		V/V	AVX10.2
EVEX.128.66.MAP5.W0 6B /r VCVTPS2IUBS xmm1{k1}{z}, xmm2/m128/m32bcst		V/V	AVX10.2
EVEX.256.66.MAP5.W0 6B /r VCVTPS2IUBS ymm1{k1}{z}, ymm2/m256/m32bcst	А	V/V	AVX10.2
EVEX.512.66.MAP5.W0 6B /r VCVTPS2IUBS zmm1{k1}{z}, zmm2/m512/m32bcst {er}		V/V	AVX10.2
EVEX.128.66.MAP5.W0 68 /r VCVTTPS2IBS xmm1{k1}{z}, xmm2/m128/m32bcst		V/V	AVX10.2
EVEX.256.66.MAP5.W0 68 /r VCVTTPS2IBS ymm1{k1}{z}, ymm2/m256/m32bcst	А	V/V	AVX10.2
EVEX.512.66.MAP5.W0 68 /r VCVTTPS2IBS zmm1{k1}{z}, zmm2/m512/m32bcst {sae}		V/V	AVX10.2
EVEX.128.66.MAP5.W0 6A /r VCVTTPS2IUBS xmm1{k1}{z}, xmm2/m128/m32bcst		V/V	AVX10.2
EVEX.256.66.MAP5.W0 6A /r VCVTTPS2IUBS ymm1{k1}{z}, ymm2/m256/m32bcst		V/V	AVX10.2
EVEX.512.66.MAP5.W0 6A /r VCVTTPS2IUBS zmm1{k1}{z}, zmm2/m512/m32bcst {sae}		V/V	AVX10.2

12.8.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.8.2 DESCRIPTION

These instructions convert four, eight or sixteen packed single-precision floating-point values in the source operand with saturation to four, eight or sixteen signed or unsigned byte integers in the destination operand.

The downconverted 8-bit result is written inplace at the lower 8-bit of the corresponding 32-bit element. The upper 3 bytes are zeroed.

VCVTPS2IBS converts single-precision floating point elements into signed byte integer elements with saturation. When a conversion is inexact, floating-point precision exception is raised and the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w represents the number of bits in the destination format) is returned. If value is too small, the INT_MIN value (2^(w-1)) is returned. For NaN, (0) is returned.

VCVTPS2IUBS converts single-precision floating point elements into un-signed byte integer elements with saturation. When a conversion is inexact, floating-point precision exception is raised and the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

VCVTTPS2IBS converts single-precision floating point elements into signed byte integer elements with saturation. When a conversion is inexact, floating-point precision exception is raised and a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the INT_MAX value (2^(w-1)-1, where w represents the number of bits in the destination format) is returned. If value is too small, the INT_MIN value (2^(w-1)) is returned. For NaN, (0) is returned.

VCVTTPS2IUBS converts single-precision floating point elements into un-signed byte integer elements with saturation. When a conversion is inexact, floating-point precision exception is raised and a truncated (round toward zero) result is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked then: If value is too big, the UINT_MAX value (2^w-1, where w represents the number of bits in the destination format) is returned. If value is too small, the UINT_MIN value (0) is returned. For NaN, (0) is returned.

12.8.3 OPERATION

```
VCVT[,T]PS2I[,U]BS dest {k1}, src
    (KL, VL) = (4, 128), (8, 256), (16, 512)
2
3
    FOR j := 0 TO KL-1:
        IF k1[j] OR *no writemask*:
5
            IF src is memory and (EVEX.b == 1):
6
                 tsrc := src.fp32[0]
7
            ELSE:
8
                tsrc := src.fp32[j]
q
            tmp := 0
10
            IF *TRUNCATED*:
11
                IF *dest is signed*:
12
                     tmp.byte[0] := convert_fp32_to_signed_byte_truncate_saturate(tsrc)
13
14
                     tmp.byte[0] := convert_fp32_to_unsigned_byte_truncate_saturate(tsrc)
15
            ELSE:
16
                 IF *dest is signed*:
17
                     tmp.byte[0] := convert_fp32_to_signed_byte_saturate(tsrc)
18
                ELSE:
                     tmp.byte[0] := convert_fp32_to_unsigned_byte_saturate(tsrc)
20
            dest.dword[j] := tmp
21
        ELSE IF *zeroing*:
22
            dest.dword[j] := 0
23
        // else dest.dword[j] remains unchanged
25
    dest[MAX_VL-1:VL] := 0
26
```

12.8.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.8.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTPS2IBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTPS2IBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTPS2IBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

Continued on next page...

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTPS2IUBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTPS2IUBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTPS2IUBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				
VCVTTPS2IBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPS2IBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPS2IBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				
VCVTTPS2IUBS	xmm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPS2IUBS	ymm1,	E2	IP	AVX10.2
ymm2/m256				
VCVTTPS2IUBS	zmm1,	E2	IP	AVX10.2
zmm2/m512				

12.9 VCVTTPS2QQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 6D /r	Α	V/V	AVX10.2
VCVTTPS2QQS xmm1{k1}{z}, xmm2/m64/m32bcst		• , •	
EVEX.256.66.MAP5.W0 6D /r		V/V	AVX10.2
VCVTTPS2QQS ymm1{k1}{z}, xmm2/m128/m32bcst	Α	V / V	
EVEX.512.66.MAP5.W0 6D /r	Α	V/V	AVX10.2
VCVTTPS2QQS zmm1{k1}{z}, ymm2/m256/m32bcst {sae}		V / V	

12.9.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	HALF	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.9.2 DESCRIPTION

VCVTTPS2QQS: Converts packed single-precision floating-point values in the source operand to quadword integers in the destination operand with truncation and saturation. The source operand is a YMM/XMM register or a 256/128/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPS or VRNDSCALEPS instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

12.9.3 OPERATION

```
VCVTTPS2QQS (EVEX encoded versions) when src operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
        i := j * 64
        k := j * 32
5
        IF k1[j] OR *no writemask*
6
        THEN DEST[i+63:i] := convert_SP_to_QW_SignedInteger_TruncateSaturate(SRC[k+31:k])
7
8
        ELSE
            IF *merging-masking*
                                      ; merging-masking
q
            THEN *DEST[i+63:i] remains unchanged*
10
            ELSE
11
                DEST[i+63:i] := 0 ; zeroing-masking
12
            FΙ
13
        FI;
14
    ENDFOR
15
    DEST[MAXVL-1:VL] := 0
16
17
    VCVTTPS2QQS (EVEX encoded versions) when src operand is a memory source
18
    (KL, VL) = (2, 128), (4, 256), (8, 512)
19
    FOR j := 0 TO KL-1
20
        i := j * 64
        k := j * 32
22
        IF k1[j] OR *no writemask*
23
        THEN
24
            IF (EVEX.b == 1)
25
            THEN DEST[i+63:i] := convert_SP_to_QW_SignedInteger_TruncateSaturate(SRC[31:0])
26
27
                DEST[i+63:i] := convert_SP_to_QW_SignedInteger_TruncateSaturate(SRC[k+31:k])
28
            FI;
29
        ELSE
30
                                     ; merging-masking
            IF *merging-masking*
31
               THEN *DEST[i+63:i] remains unchanged*
32
33
               DEST[i+63:i] := 0 ; zeroing-masking
            FΙ
35
        FI;
37
   DEST[MAXVL-1:VL] := 0
```

12.9.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.9.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPS2QQS xmm2/m64	xmm1,	E2	IP	AVX10.2
VCVTTPS2QQS xmm2/m128	ymm1,	E2	IP	AVX10.2
VCVTTPS2QQS ymm2/m256	zmm1,	E2	IP	AVX10.2

12.10 VCVTTPS2UDQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.NP.MAP5.W0 6C /r	Α	V/V	AVX10.2
VCVTTPS2UDQS xmm1{k1}{z}, xmm2/m128/m32bcst	, ,	V / V	
EVEX.256.NP.MAP5.W0 6C /r		V/V	AVX10.2
VCVTTPS2UDQS ymm1{k1}{z}, ymm2/m256/m32bcst	A	V / V	
EVEX.512.NP.MAP5.W0 6C /r		V/V	AVX10.2
VCVTTPS2UDQS zmm1{k1}{z}, zmm2/m512/m32bcst {sae}	A	V / V	

12.10.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	FULL	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.10.2 DESCRIPTION

VCVTTPS2UDQS: Converts packed single-precision floating-point values in the source operand to unsigned doubleword integers in the destination operand with truncation and saturation. The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPS or VRNDSCALEPS instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD

12.10.3 OPERATION

```
VCVTTPS2UDQS (EVEX encoded versions) when src2 operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    S := 31
3
    FOR j := 0 TO KL-1
       i := j * 32
5
       IF k1[j] OR *no writemask*
6
7
          DST[i+S:i]:=Convert Single Precision Floating Point To Uinteger Saturate(SRC[k+S:k])
8
       ELSE
q
          IF *merging-masking*
                                    ; merging-masking
10
          THEN *DST[i+S:i] remains unchanged*
11
          ELSE
12
          DST[i+S:i] := 0 ; zeroing-masking
13
          FΙ
14
       FI;
15
    ENDFOR
16
    DST[MAXVL-1:VL/2] := 0
17
18
    VCVTTPS2UDQS (EVEX encoded versions) when src operand is a memory source
19
    (KL, VL) = (2, 128), (4, 256), (8, 512)
20
    S := 31
    FOR j := 0 TO KL-1
22
       i := j * 32
23
       IF k1[j] OR *no writemask*:
24
        IF (EVEX.b = 1):
25
          DST[i+S:i]:=Convert_Single_Precision_Floating_Point_To_Uinteger_Saturate(SRC[S:0])
26
27
          DST[i+S:i]:=Convert_Single_Precision_Floating_Point_To_Uinteger_Saturate(SRC[k+S:k])
28
        FI;
29
       ELSE
30
        IF *merging-masking*
                                  ; merging-masking
31
           THEN *DST[i+S:i] remains unchanged*
32
33
           DST[i+S:i] := 0 ; zeroing-masking
        FΙ
35
       FI;
    ENDFOR
37
   DST[MAXVL-1:VL/2] := 0
```

12.10.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.10.5 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
VCVTTPS2UDQS xmm1 xmm2/m128	E2	IP	AVX10.2
VCVTTPS2UDQS ymm1 ymm2/m256	E2	IP	AVX10.2
VCVTTPS2UDQS zmm1 zmm2/m512	E2	IP	AVX10.2

12.11 VCVTTPS2UQQS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.66.MAP5.W0 6C /r	Α	V/V	AVX10.2
VCVTTPS2UQQS xmm1{k1}{z}, xmm2/m64/m32bcst	, ,	V / V	
EVEX.256.66.MAP5.W0 6C /r		V/V	AVX10.2
VCVTTPS2UQQS ymm1{k1}{z}, xmm2/m128/m32bcst	Α	V / V	
EVEX.512.66.MAP5.W0 6C /r	Α	V/V	AVX10.2
VCVTTPS2UQQS zmm1{k1}{z}, ymm2/m256/m32bcst {sae}		V / V	

12.11.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	HALF	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.11.2 DESCRIPTION

VCVTTPS2UQQS: Converts packed single-precision floating-point values in the source operand to unsigned quadword integers in the destination operand with truncation and saturation. The source operand is a YMM/XMM register or a 256/128/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDPS or VRNDSCALEPS instruction before the conversion. Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

12.11.3 OPERATION

```
VCVTTPS2UQQS (EVEX encoded versions) when src operand is a register
    (KL, VL) = (2, 128), (4, 256), (8, 512)
2
    FOR j := 0 TO KL-1
3
        i := j * 64
        k := j * 32
5
        IF k1[j] OR *no writemask*
6
        THEN DEST[i+63:i] := convert_SP_to_QW_UnSignedInteger_TruncateSaturate(SRC[k+31:k])
7
8
        ELSE
            IF *merging-masking*
                                     ; merging-masking
q
            THEN *DEST[i+63:i] remains unchanged*
10
            ELSE
11
                DEST[i+63:i] := 0 ; zeroing-masking
12
            FΙ
13
        FI;
14
    ENDFOR
15
    DEST[MAXVL-1:VL] := 0
16
17
    VCVTTPS2UQQS (EVEX encoded versions) when src operand is a memory source
18
    (KL, VL) = (2, 128), (4, 256), (8, 512)
19
    FOR j := 0 TO KL-1
20
        i := j * 64
        k := j * 32
22
        IF k1[j] OR *no writemask*
23
24
            IF (EVEX.b == 1)
25
26
                DEST[i+63:i] := convert_SP_to_QW_UnSignedInteger_TruncateSaturate(SRC[31:0])
27
            ELSE
28
                DEST[i+63:i] := convert_SP_to_QW_UnSignedInteger_TruncateSaturate(SRC[k+31:k])
29
            FI;
30
        ELSE
31
            IF *merging-masking*
                                     ; merging-masking
32
               THEN *DEST[i+63:i] remains unchanged*
33
34
               DEST[i+63:i] := 0 ; zeroing-masking
35
            FΙ
        FI:
37
    ENDFOR
    DEST[MAXVL-1:VL] := 0
```

12.11.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.11.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTPS2UQQS	xmm1,	E2	IP	AVX10.2
xmm2/m64				
VCVTTPS2UQQS	ymm1,	E2	IP	AVX10.2
xmm2/m128				
VCVTTPS2UQQS	zmm1,	E2	IP	AVX10.2
ymm2/m256				

12.12 VCVTTSD2SIS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F2.MAP5.W0 6D /r	Α	V/V ¹	AVX10.2
VCVTTSD2SIS r32, xmm1/m64 {sae}		V / V	
EVEX.LLIG.F2.MAP5.W1 6D /r	Α	V/N.E.	AVX10.2
VCVTTSD2SIS r64, xmm1/m64 {sae}		V/IN.L.	

Notes:

1: Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 were used.

12.12.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.12.2 DESCRIPTION

VCVTTSD2SIS: Converts a double-precision floating-point value in the source operand (the second operand) to a doubleword integer (or quadword integer if operand size is 64 bits) in the destination operand (the first operand) with truncation and saturation. The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDSD or VRNDSCALESD instruction before the conversion. EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.

12.12.3 OPERATION

```
VCVTTSD2SIS (EVEX encoded version)
2
    IF 64-bit Mode and OperandSize = 64
3
        DEST[63:0] := convert_DP_to_QW_SignedInteger_TruncateSaturate(SRC[63:0]);
5
    ELSE
6
        DEST[31:0] := convert_DP_to_DW_SignedInteger_TruncateSaturate(SRC[63:0]);
7
    FI;
8
9
    SIMD Floating-Point Exceptions
10
    -Invalid, Precision
11
12
    Other Exceptions:
13
    -EVEX-encoded instructions, see Table 2-48, "Type E3NF Class Exception
14
    Conditions".
15
16
    NOTES:
17
18
    1. For this specific instruction, EVEX.W in non-64 bit is ignored; the
19
   instructions behaves as if the WO version is used.
20
```

12.12.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.12.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTSD2SIS	r32,	E3NF	IP	AVX10.2
xmm1/m64				
VCVTTSD2SIS	r64,	E3NF	IP	AVX10.2
xmm1/m64				

12.13 VCVTTSD2USIS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F2.MAP5.W0 6C /r	Α	V/V ¹	AVX10.2
VCVTTSD2USIS r32, xmm1/m64 {sae}	ζ	V / V	
EVEX.LLIG.F2.MAP5.W1 6C /r	Α	V/N.E.	AVX10.2
VCVTTSD2USIS r64, xmm1/m64 {sae}	Λ	V/14.L.	

Notes:

1: Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 were used.

12.13.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.13.2 DESCRIPTION

VCVTTSD2USIS: Converts a double-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or an unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand) with truncation and saturation. The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDSD or VRNDSCALESD instruction before the conversion. EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.

12.13.3 OPERATION

```
VCVTTSD2USIS (EVEX encoded version)
   IF 64-bit Mode and OperandSize = 64
3
        DEST[63:0] := convert_DP_to_QW_UnSignedInteger_TruncateSaturate(SRC[63:0]);
   ELSE
5
        DEST[31:0] := convert_DP_to_DW_SignedInteger_TruncateSaturate(SRC[63:0]);
6
   FI;
7
8
   SIMD Floating-Point Exceptions
9
    -Invalid, Precision
10
    Other Exceptions
11
    -EVEX-encoded instructions, see Table 2-48, "Type E3NF Class Exception Conditions".
12
13
14
   1. For this specific instruction, EVEX.W in non-64 bit is ignored; the
   instructions behaves as if the WO version is used.
16
```

12.13.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.13.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTSD2USIS	r32,	E3NF	IP	AVX10.2
xmm1/m64				
VCVTTSD2USIS xmm1/m64	r64,	E3NF	IP	AVX10.2

12.14 VCVTTSS2SIS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F3.MAP5.W0 6D /r	Α	V/V ¹	AVX10.2
VCVTTSS2SIS r32, xmm1/m32 {sae}		•,•	
EVEX.LLIG.F3.MAP5.W1 6D /r	Α	V/N.E.	AVX10.2
VCVTTSS2SIS r64, xmm1/m32 {sae}		V / IV.∟.	

Notes:

1: Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 were used.

12.14.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.14.2 DESCRIPTION

VCVTTSS2SIS: Converts a single-precision floating-point value in the source operand (the second operand) to a doubleword integer (or quadword integer if operand size is 64 bits) in the destination operand (the first operand) with truncation and saturation. The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDSS or VRNDSCALESS instruction before the conversion. EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.14.3 OPERATION

```
VCVTTSS2SIS (EVEX encoded version)
2
    IF 64-bit Mode and OperandSize = 64
3
    THEN
       DEST[63:0] := convert_SP_to_QW_SignedInteger_TruncateSaturate(SRC[31:0]);
5
    ELSE
6
       DEST[31:0] := convert_SP_to_DW_SignedInteger_TruncateSaturate(SRC[31:0]);
7
    FI;
8
9
    SIMD Floating-Point Exceptions
10
    -Invalid, Precision
11
12
    Other Exceptions
13
    -EVEX-encoded instructions, see Table 2-48, "Type E3NF Class Exception Conditions".
14
15
    NOTES:
16
    1. For this specific instruction, EVEX.W in non-64 bit is ignored; the
18
    instructions behaves as if the WO version is used.
19
20
```

12.14.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.14.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTSS2SIS	r32,	E3NF	IP	AVX10.2
xmm1/m32				
VCVTTSS2SIS xmm1/m32	r64,	E3NF	IP	AVX10.2

12.15 VCVTTSS2USIS

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.LLIG.F3.MAP5.W0 6C /r	Α	V/V ¹	AVX10.2
VCVTTSS2USIS r32, xmm1/m32 {sae}	Λ	•,•	
EVEX.LLIG.F3.MAP5.W1 6C /r	Α	V/N.E.	AVX10.2
VCVTTSS2USIS r64, xmm1/m32 {sae}		V/14.L.	

Notes:

1: Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 were used.

12.15.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	SCALAR	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

12.15.2 DESCRIPTION

VCVTTSS2USIS: Converts a single-precision floating-point value in the source operand (the second operand) to a doubleword unsigned integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand) with truncation and saturation. The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register. When a conversion is inexact, the source value is first truncated (round toward zero) and then checked against the range of the destination type. If the truncated value is representable in the result type that value is returned, otherwise the floating-point invalid exception is raised, and if this exception is masked, the representable value closest to the truncated value is returned. If the source value is NaN, zero is returned. If some rounding mode other than truncation is desired, it can be applied using the VROUNDSS or VRNDSCALESS instruction before the conversion. EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

12.15.3 OPERATION

```
VCVTTSS2USIS (EVEX encoded version)
    IF 64-bit Mode and OperandSize = 64
3
       DEST[63:0] := convert_SP_to_QW_UnSignedInteger_TruncateSaturate(SRC[31:0]);
    ELSE
5
       DEST[31:0] := convert_SP_to_DW_UnSignedInteger_TruncateSaturate(SRC[31:0]);
6
    FI;
7
8
   SIMD Floating-Point Exceptions
9
    -Invalid, Precision
10
11
    Other Exceptions
12
    -EVEX-encoded instructions, see Table 2-48, "Type E3NF Class Exception Conditions".
13
14
    NOTES:
15
    1. For this specific instruction, EVEX.W in non-64 bit is ignored; the
16
    instructions behaves as if the WO version is used.
17
18
```

12.15.4 SIMD FLOATING-POINT EXCEPTIONS

This instruction can set the following flags in MXCSR: Invalid, Precision In abbreviated form, this includes: IE, PE

12.15.5 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VCVTTSS2USIS	r32,	E3NF	IP	AVX10.2
xmm1/m32				
VCVTTSS2USIS	r64,	E3NF	IP	AVX10.2
xmm1/m32				

Chapter 13

INTEL® AVX10.2 ZERO-EXTENDING PARTIAL VECTOR COPY INSTRUCTIONS

13.1 VMOVD

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.F3.0F.W0 7E /r	Α	V/V	AVX10.2
VMOVD xmm1, xmm2/m32		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
EVEX.128.66.0F.W0 D6 /r	В	V/V	AVX10.2
VMOVD xmm1/m32, xmm2	В	V/V	

13.1.1 INSTRUCTION OPERAND ENCODING

О	p/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α			MODRM.REG(w)	, , ,	, ,	N/A
В	,	TUPLE1	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

13.1.2 DESCRIPTION

VMOVD: Copies a doubleword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword between two XMM registers or between an XMM register and a 32-bit memory location. The instruction cannot be used to transfer data between memory locations. When the source operand is an XMM register, the low doubleword is moved; when the destination operand is an XMM register, the doubleword is stored to the low doubleword of the register, and the remaining bits are cleared to all 0s. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. EVEX.LL must be 00b, otherwise instructions will #UD.

13.1.3 OPERATION

```
1
    VMOVD (7E) with XMM register source and destination
2
    DEST[31:0] := SRC[31:0]
3
    DEST[MAXVL-1:32] := 0
    VMOVD (D6) with XMM register source and destination
6
    DEST[31:0] := SRC[31:0]
7
    DEST[MAXVL-1:32] := 0
8
9
    VMOVD (7E) with memory source
10
    DEST[31:0] := SRC[31:0]
11
    DEST[:MAXVL-1:32] := 0
12
    VMOVD (D6) with memory dest
14
    DEST[31:0] := SRC2[31:0]
15
16
    Flags Affected
17
    None.
18
19
20
```

13.1.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VMOVD	xmm1,	E9NF	N/A	AVX10.2
xmm2/m32				
VMOVD	xmm1/m32,	E9NF	N/A	AVX10.2
xmm2				

13.2 VMOVW

Encoding / Instruction	Op/En	64/32-bit	CPUID
		mode	
EVEX.128.F3.MAP5.W0 6E /r	Α	V/V	AVX10.2
VMOVW xmm1, xmm2/m16		•,•	
EVEX.128.F3.MAP5.W0 7E /r	В	V/V	AVX10.2
VMOVW xmm1/m16, xmm2	D	V / V	

13.2.1 INSTRUCTION OPERAND ENCODING

О	p/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α			MODRM.REG(w)	, , ,	, ,	N/A
В	,	TUPLE1	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

13.2.2 DESCRIPTION

VMOVW: Copies a word from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers, or 16-bit memory locations. This instruction can be used to move a word between two XMM registers or between an XMM register and a 16-bit memory location. The instruction cannot be used to transfer data between memory locations. When the source operand is an XMM register, the low word is moved; when the destination operand is an XMM register, the word is stored to the low word of the register, and the remaining bits are cleared to all 0s. Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. EVEX.LL must be 00b, otherwise instructions will #UD.

13.2.3 OPERATION

```
VMOVW (xx) with XMM register source and destination
2
   DEST[15:0] := SRC[15:0]
3
   DEST[MAXVL-1:16] := 0
    VMOVW (xx) with XMM register source and destination
6
    DEST[15:0] := SRC[15:0]
7
    DEST[MAXVL-1:16] := 0
8
9
    VMOVW (xx) with memory source
10
    DEST[15:0] := SRC[15:0]
11
    DEST[:MAXVL-1:16] := 0
12
    VMOVW (xx) with memory dest
14
   DEST[15:0] := SRC2[15:0]
16
```

13.2.4 EXCEPTIONS

Instruction		Exception Type	Arithmetic Flags	CPUID
VMOVW	xmm1,	E9NF	N/A	AVX10.2
xmm2/m16				
VMOVW xmm2	xmm1/m16,	E9NF	N/A	AVX10.2