


Computer Organisation and Architecture (CS31007)

Date: Mon, Nov 21, 2022

Time: 2-5pm (AN), 3 hours

Marks: 100


1. Consider the CPU in the given figure.



2. (a) Consider a two-level memory hierarchy comprising of a 2^n bytes main memory and 2^m bytes cache. The cache block (line) size is 2^p bytes. Illustrate the mapping of a physical address to a cache block for:
 - i. direct mapping and
 - ii. k-way associative mapping, where $k = 2^s$.
- (b) What is the Belady's anomaly in the context of caches and how can it be avoided?
- (c) What's the difference between *write back* and *write through* policies?
- (d) Explain the address translation scheme for virtual memory (VM) with paging and also explain how caching and VM work together.

30

3. Consider the CPU in the given figure.



- | | |
|--|----|
| (a) Explain the execution of a typical arithmetic instruction in such a pipelined CPU. | 5 |
| (b) Explain the execution of load and store instructions in such a pipelined CPU. | 5 |
| (c) What data hazards may arise in the operation of this pipelined CPU and how could those be resolved? | 10 |
| (d) What control hazards may arise in the operation of this pipelined CPU and how could those be resolved? | 5 |
| (e) How are interrupts handled in such a pipelined CPU? | 5 |

30

4. (a) Explain the working of program controlled input/output and interrupt driven input/output, highlighting the benefits of the latter. 5
- (b) Explain the working of Direct Memory Access (DMA) for efficient data transfer, indicate the timing diagrams of the signals that are involved. How is CPU throughput increased with DMA? 5
- 10