Computer Organization and Architecture

Module 6
Computer Arithmetic

Prof. Indranil Sengupta

Dr. Sarani Bhattacharya

Department of Computer Science and Engineering

IIT Kharagpur

1

Computer Arithmetic

Introduction

- Computers are built using tiny electronic switches.
 - Typically made up of MOS transistors.
 - The state of the switches are typically expressed in binary (ON/OFF).
- To design arithmetic circuits for use in computers, we need to work with binary numbers.
 - How to carry out various arithmetic operations in binary?
 - How to implement them efficiently in hardware?

3


3

Addition / Subtraction

Addition of Two Binary Digits (Bits)

• When two bits A and B are added, a sum (S) and carry (C) are generated as per the following truth table:


Inputs		Outputs		
Α	В	S	С	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	



5

5

Addition of Multi-bit Binary Numbers



- At every bit position (stage), we require to add 3 bits:
 - > 1 bit for number A
 - > 1 bit for number B


WE NEED A FULL ADDER

1 carry bit coming from the previous stage

6

Full Adder

Inputs			Outputs	
Α	В	C _{in}	S	C_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = A'.B'.C_{in} + A'.B.C_{in}' + A.B'C_{in}' + A.B.C$$


$$= A \oplus B \oplus C_{in}$$

$$C_{out} = B.C_{in} + A.C_{in} + A.B + A.B.C_{in}$$

$$= A.B + B.C_{in} + A.C_{in}$$

7


7



• Delay of a full adder:

- Assume that the delay of all basic gates (AND, OR, NAND, NOR, NOT) is δ
- Delay for Carry = 2δ
- Delay for Sum = 3δ

(AND-OR delay plus one inverter delay)



0

9

Parallel Adder Design

- We shall look at the various designs of *n*-bit parallel adder.
 - a) Ripple carry adder
 - b) Carry look-ahead adder
 - c) Carry save adder
 - d) Carry select adder

10


Ripple Carry Adder

- Cascade *n* full adders to create a *n*-bit parallel adder.
- Carry output from stage-i propagates as the carry input to stage-(i+1).
- In the worst-case, carry ripples through all the stages.

```
1111110 Carry
0111111 Number A
+ 0000001 Number B
1000000 Sum S
```


11

11



How to Design a Parallel Subtractor?

- Observation:
 - Computing A B is the same as adding the 2's complement of B to A.
 - 2's complement is equal to 1's complement plus 1.
 - Let $X_i = B_i'$.



13

13

