

# **Computer Organization and Architecture**

## **Module 6** **Computer Arithmetic**

**Prof. Indranil Sengupta**

**Dr. Sarani Bhattacharya**

**Department of Computer Science and Engineering**

**IIT Kharagpur**

1

## **Computer Arithmetic**

2

## Introduction

- Computers are built using tiny electronic switches.
  - Typically made up of MOS transistors.
  - The state of the switches are typically expressed in binary (ON/OFF).
- To design arithmetic circuits for use in computers, we need to work with *binary numbers*.
  - How to carry out various arithmetic operations in binary?
  - How to implement them efficiently in hardware?

3

3

## Addition / Subtraction


4

## Addition of Two Binary Digits (Bits)

- When two bits *A* and *B* are added, a sum (*S*) and carry (*C*) are generated as per the following truth table:

Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


0 + 0 = 00  
 0 + 1 = 01  
 1 + 0 = 01  
 1 + 1 = 10



**HALF ADDER**

$$S = A'.B + A.B' = A \oplus B$$

$$C = A.B$$



5

5

## Addition of Multi-bit Binary Numbers

0 0 1 0 1 1 0 ← Carry  
 0 1 0 1 0 1 1 ← Number A  
 + 0 0 0 1 0 0 1 ← Number B  
 —————  
 0 1 1 0 1 0 0 ← Sum S

1 1 1 1 1 1 0 ← Carry  
 0 1 1 1 1 1 1 ← Number A  
 + 0 0 0 0 0 0 1 ← Number B  
 —————  
 1 0 0 0 0 0 0 ← Sum S

- At every bit position (stage), we require to add 3 bits:

- 1 bit for number A
- 1 bit for number B
- 1 carry bit coming from the previous stage


**WE NEED A FULL ADDER**

6

6

## Full Adder

Inputs			Outputs	
A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = A'B'C_{in} + A'B.C_{in}' + A.B'C_{in}' + A.B.C$$

$$= A \oplus B \oplus C_{in}$$




$$C_{out} = B.C_{in} + A.C_{in} + A.B + A.B.C_{in}$$

$$= A.B + B.C_{in} + A.C_{in}$$

7

7

## Various Implementations of Full Adder




8

8

### • Delay of a full adder:

- Assume that the delay of all basic gates (AND, OR, NAND, NOR, NOT) is  $\delta$
- Delay for Carry =  $2\delta$
- Delay for Sum =  $3\delta$   
(AND-OR delay plus one inverter delay)



9

9

## Parallel Adder Design

- We shall look at the various designs of  $n$ -bit parallel adder.
  - a) Ripple carry adder
  - b) Carry look-ahead adder
  - c) Carry save adder
  - d) Carry select adder

10

10


## Ripple Carry Adder

- Cascade  $n$  full adders to create a  $n$ -bit parallel adder.
- Carry output from stage- $i$  propagates as the carry input to stage- $(i+1)$ .
- In the worst-case, carry ripples through all the stages.

$$\begin{array}{r}
 1\ 1\ 1\ 1\ 1\ 1\ 0 \leftarrow \text{Carry} \\
 0\ 1\ 1\ 1\ 1\ 1\ 1 \leftarrow \text{Number A} \\
 +\ 0\ 0\ 0\ 0\ 0\ 0\ 1 \leftarrow \text{Number B} \\
 \hline
 1\ 0\ 0\ 0\ 0\ 0\ 0 \leftarrow \text{Sum S}
 \end{array}$$

11

11




12

12

## How to Design a Parallel Subtractor?

- **Observation:**


- Computing  $A - B$  is the same as adding the 2's complement of  $B$  to  $A$ .
- 2's complement is equal to 1's complement plus 1.
- Let  $X_i = B_i'$ .



13

13

## A Parallel Adder/Subtractor



14

14