

Computer Architecture Laboratory Advanced Digital Timer Implementation Cont.

Lecturer: Ali Javadi

Javadi ali@comp.iust.ac.ir


4th session






Overview


- Reset & Alarm
- Start/Stop
- Binary Output
- Experiment









Reset & Alarm






Reset & Alarm



Reset



Start / Stop




Reset

Start

Stop




Binary Output





Experiment



MM:SS

IR-DATA



THANK YOU

Cyber-Physical Systems Laboratory



cps.iust.ac.ir



+98 (21) 73225350



Javadi_ali@comp.iust.ac.ir



Room 120, Department of Computer Engineering, Iran University of Science and Technology, University Road, Hengam Street, Resalat Square, Narmak, Tehran, IRAN 16846-13114.