# Andrew Javidfar

Coram, NY | (631) 603-5705 | andrew.javidfar@gmail.com | github.com/javida1492 | linkedin.com/in/andrewjavidfar

## TECHNICAL SKILLS

| | | | | |
|---|---|---|---|---|
| JavaScript | CSS3 | GraphQL | Jest | Vercel |
| TypeScript | NoSQL | Apollo GraphQL | Github | AWS |
| ReactJS | MongoDB | Python | Git | Jira |
| NodeJS | SQL | Django | Docker | Agile |
| HTML5 | PostgreSQL | Java | Remix | CI/CD |

## PROFESSIONAL EXPERIENCE

### Full-Stack Software Engineer | Pulse Analytics                                    09/2021 – Present

- Built responsive, JavaScript, TypeScript, and React, transforming manual workflows into dynamic data visualization tools tailored to consultants' analytics needs.
- Developed backend services in Node.js and Apollo GraphQL, creating efficient, scalable APIs to handle high data throughput and enable real-time data access for users.
- Automated CRUD tooling, reducing setup time by 80%, enabling rapid deployment of data-driven features across frontend and backend systems.
- Developed scalable Django-PostgreSQL microservices for optimal data management and enabling complex data cascading across internal and client analytics dashboards

### Senior Software Engineer | ScaleLocal (Contract)                                    06/2024 – 09/2024

- Developed product MVP, collaborating with stakeholders to gather requirements and understand customer needs
- Utilized JavaScript, TypeScript, React and Remix for the frontend, leveraging server-side rendering (SSR) to enhance performance and scalability.
- Integrated with MongoDB for data management, SendGrid for email functionality, AWS S3 for image storage, and Google Maps Platform for geolocational services
- Managed deployment and hosting on Vercel and Github, creating multiple environments for seamless rollout and testing, and conducted a thorough hand-off with documentation.

### Software Engineer | Microchip Technology                                    01/2020 – 09/2021

- Designed and implemented dependency resolution mechanism for MPLAB X project modules using chain of responsibility design pattern
- Automated the process for updating internal library json and xml databases upon new library releases
- Implement new front-end features in java (javafx) and provide solutions to improve existing user interface
- Produce high quality software that is unit tested, code reviewed, and checked in regularly for continuous integration

### Digital Design Engineer | Microchip Technology                                    06/2017 – 01/2020

- Utilized UVM methodology for functional verification of SystemVerilog block designs
- Designed a parameterized SRAM Error Correcting Controller with Single Error Correction and Double Error Detection
- Worked with Physical Layout team to address Synthesis, Place and Route, and Timing issues
- Created floor plans for test chips, gaining insight to the process involved with pin layout and packaging constraints

### Firmware Engineer | Omega Engineering                                    09/2014 – 02/2016

- Designed the GUI for 16-channel data logger, taking into consideration both touch screen and mouse-keyboard usages
- Analyzed and addressed firmware bugs and UI performance issues, improving load and response times
- Utilized C++, Visual Studio, Microsoft Silverlight, and Windows CE RTOS for design and development

## EDUCATION

**Stony Brook University, NY**

- **Masters of Science, Computer Engineering**                                    01/2016 - 05/2017
  Specialization – Embedded Microprocessor System Design
- **Bachelors of Engineering, Electrical Engineering**                                    01/2012 - 05/2014
  Specialization – Microelectronics