

# Instruction Set

Refer to [Table 1](#), which shows all the M68HC11 instructions in all possible addressing modes. For each instruction, the table shows the operand construction, the number of machine code bytes, and execution time in CPU E-clock cycles.

**Table 1. Instruction Set (Sheet 1 of 8)**





Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
ABA	Add Accumulators	$A + B \Rightarrow A$	INH	1B	—	2	—	—	$\Delta$	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ABX	Add B to X	$IX + (00 : B) \Rightarrow IX$	INH	3A	—	3	—	—	—	—	—	—	—	—
ABY	Add B to Y	$IY + (00 : B) \Rightarrow IY$	INH	18 3A	—	4	—	—	—	—	—	—	—	—
ADCA (opr)	Add with Carry to A	$A + M + C \Rightarrow A$	A IMM	89	ii	2	—	—	$\Delta$	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			A DIR	99	dd	3								
			A EXT	B9	hh ll	4								
			A IND,X	A9	ff	4								
			A IND,Y	A9	ff	5								
ADCB (opr)	Add with Carry to B	$B + M + C \Rightarrow B$	B IMM	C9	ii	2	—	—	$\Delta$	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			B DIR	D9	dd	3								
			B EXT	F9	hh ll	4								
			B IND,X	E9	ff	4								
			B IND,Y	E9	ff	5								
ADDA (opr)	Add Memory to A	$A + M \Rightarrow A$	A IMM	8B	ii	2	—	—	$\Delta$	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			A DIR	9B	dd	3								
			A EXT	BB	hh ll	4								
			A IND,X	AB	ff	4								
			A IND,Y	AB	ff	5								
ADDB (opr)	Add Memory to B	$B + M \Rightarrow B$	B IMM	CB	ii	2	—	—	$\Delta$	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			B DIR	DB	dd	3								
			B EXT	FB	hh ll	4								
			B IND,X	EB	ff	4								
			B IND,Y	EB	ff	5								
ADDD (opr)	Add 16-Bit to D	$D + (M : M + 1) \Rightarrow D$	IMM	C3	jj kk	4	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			DIR	D3	dd	5								
			EXT	F3	hh ll	6								
			IND,X	E3	ff	6								
			IND,Y	E3	ff	7								
ANDA (opr)	AND A with Memory	$A \cdot M \Rightarrow A$	A IMM	84	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			A DIR	94	dd	3								
			A EXT	B4	hh ll	4								
			A IND,X	A4	ff	4								
			A IND,Y	A4	ff	5								
ANDB (opr)	AND B with Memory	$B \cdot M \Rightarrow B$	B IMM	C4	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			B DIR	D4	dd	3								
			B EXT	F4	hh ll	4								
			B IND,X	E4	ff	4								
			B IND,Y	E4	ff	5								
ASL (opr)	Arithmetic Shift Left		EXT	78	hh ll	6	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			IND,X	68	ff	6								
			IND,Y	68	ff	7								
ASLA	Arithmetic Shift Left A		A INH	48	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ASLB	Arithmetic Shift Left B		B INH	58	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ASLD	Arithmetic Shift Left D		INH	05	—	3	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$

Table 1. Instruction Set (Sheet 2 of 3)




Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
ASR	Arithmetic Shift Right		EXT IND,X IND,Y	77 67 67	hh ll ff ff	6 6 7	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ASRA	Arithmetic Shift Right A		A INH	47	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ASRB	Arithmetic Shift Right B		B INH	57	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
BCC (rel)	Branch if Carry Clear	? C = 0	REL	24	rr	3	—	—	—	—	—	—	—	—
BCLR (opr) (msk)	Clear Bit(s)	$M \bullet (\overline{mm}) \Rightarrow M$	DIR IND,X IND,Y	15 1D 1D	dd mm ff mm ff mm	6 7 8	—	—	—	—	$\Delta$	$\Delta$	0	—
BCS (rel)	Branch if Carry Set	? C = 1	REL	25	rr	3	—	—	—	—	—	—	—	—
BEQ (rel)	Branch if = Zero	? Z = 1	REL	27	rr	3	—	—	—	—	—	—	—	—
BGE (rel)	Branch if $\Delta$ Zero	? $N \oplus V = 0$	REL	2C	rr	3	—	—	—	—	—	—	—	—
BGT (rel)	Branch if > Zero	? $Z + (N \oplus V) = 0$	REL	2E	rr	3	—	—	—	—	—	—	—	—
BHI (rel)	Branch if Higher	? C + Z = 0	REL	22	rr	3	—	—	—	—	—	—	—	—
BHS (rel)	Branch if Higher or Same	? C = 0	REL	24	rr	3	—	—	—	—	—	—	—	—
BITA (opr)	Bit(s) Test A with Memory	A • M	A IMM A DIR A EXT A IND,X A IND,Y	85 95 B5 A5 A5	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	$\Delta$	$\Delta$	0	—
BITB (opr)	Bit(s) Test B with Memory	B • M	B IMM B DIR B EXT B IND,X B IND,Y	C5 D5 F5 E5 E5	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	$\Delta$	$\Delta$	0	—
BLE (rel)	Branch if $\Delta$ Zero	? $Z + (N \oplus V) = 1$	REL	2F	rr	3	—	—	—	—	—	—	—	—
BLO (rel)	Branch if Lower	? C = 1	REL	25	rr	3	—	—	—	—	—	—	—	—
BLS (rel)	Branch if Lower or Same	? C + Z = 1	REL	23	rr	3	—	—	—	—	—	—	—	—
BLT (rel)	Branch if < Zero	? $N \oplus V = 1$	REL	2D	rr	3	—	—	—	—	—	—	—	—
BMI (rel)	Branch if Minus	? N = 1	REL	2B	rr	3	—	—	—	—	—	—	—	—
BNE (rel)	Branch if not = Zero	? Z = 0	REL	26	rr	3	—	—	—	—	—	—	—	—
BPL (rel)	Branch if Plus	? N = 0	REL	2A	rr	3	—	—	—	—	—	—	—	—
BRA (rel)	Branch Always	? 1 = 1	REL	20	rr	3	—	—	—	—	—	—	—	—
BRCLR(opr) (msk) (rel)	Branch if Bit(s) Clear	? $M \bullet mm = 0$	DIR IND,X IND,Y	13 1F 1F	dd mm rr ff mm rr ff mm rr	6 7 8	—	—	—	—	—	—	—	—
BRN (rel)	Branch Never	? 1 = 0	REL	21	rr	3	—	—	—	—	—	—	—	—
BRSET(opr) (msk) (rel)	Branch if Bit(s) Set	? $(\overline{M}) \bullet mm = 0$	DIR IND,X IND,Y	12 1E 1E	dd mm rr ff mm rr ff mm rr	6 7 8	—	—	—	—	—	—	—	—
BSET (opr) (msk)	Set Bit(s)	$M + mm \Rightarrow M$	DIR IND,X IND,Y	14 1C 1C	dd mm ff mm ff mm	6 7 8	—	—	—	—	$\Delta$	$\Delta$	0	—
BSR (rel)	Branch to Subroutine	See Figure 3–2	REL	8D	rr	6	—	—	—	—	—	—	—	—
BVC (rel)	Branch if Overflow Clear	? V = 0	REL	28	rr	3	—	—	—	—	—	—	—	—









Table 1: Instruction Set (Sheet 5 of 6)

Mnemonic	Operation	Description	Addressing Mode		Instruction			Condition Codes								
					Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
BVS (rel)	Branch if Overflow Set	? V = 1	REL		29	rr	3	—	—	—	—	— — — —				
CBA	Compare A to B	A – B	INH		11	—	2	—	—	—	—	Δ	Δ	Δ	Δ	
CLC	Clear Carry Bit	0 ⇒ C	INH		0C	—	2	—	—	—	—	— — — 0				
CLI	Clear Interrupt Mask	0 ⇒ I	INH		0E	—	2	—	—	—	0	— — — —				
CLR (opr)	Clear Memory Byte	0 ⇒ M	EXT IND,X IND,Y		7F 6F 6F	hh ll ff ff	6 6 7	— — — —				0	1	0	0	
CLRA	Clear Accumulator A	0 ⇒ A	A	INH	4F	—	2	— — — —				0	1	0	0	
CLRB	Clear Accumulator B	0 ⇒ B	B	INH	5F	—	2	— — — —				0	1	0	0	
CLV	Clear Overflow Flag	0 ⇒ V	INH		0A	—	2	— — — —				— —		0	—	
CMPA (opr)	Compare A to Memory	A – M	A A A A A	IMM DIR EXT IND,X IND,Y	81 91 B1 A1 A1	ii dd hh ll ff ff	2 3 4 4 5	— — — —				Δ	Δ	Δ	Δ	
CMPB (opr)	Compare B to Memory	B – M	B B B B B	IMM DIR EXT IND,X IND,Y	C1 D1 F1 E1 E1	ii dd hh ll ff ff	2 3 4 4 5	— — — —				Δ	Δ	Δ	Δ	
COM (opr)	Ones Complement Memory Byte	\$FF – M ⇒ M	EXT IND,X IND,Y		73 63 63	hh ll ff ff	6 6 7	— — — —				Δ	Δ	0	1	
COMA	Ones Complement A	\$FF – A ⇒ A	A	INH	43	—	2	— — — —				Δ	Δ	0	1	
COMB	Ones Complement B	\$FF – B ⇒ B	B	INH	53	—	2	— — — —				Δ	Δ	0	1	
CPD (opr)	Compare D to Memory 16-Bit	D – M : M + 1	IMM DIR EXT IND,X IND,Y		1A 1A 1A 1A CD	83 93 B3 A3 A3	jj kk dd hh ll ff ff	5 6 7 7 7	— — — —				Δ	Δ	Δ	Δ
CPX (opr)	Compare X to Memory 16-Bit	IX – M : M + 1	IMM DIR EXT IND,X IND,Y		8C 9C BC AC CD	jj kk dd hh ll ff ff	4 5 6 6 7	— — — —				Δ	Δ	Δ	Δ	
CPY (opr)	Compare Y to Memory 16-Bit	IY – M : M + 1	IMM DIR EXT IND,X IND,Y		18 18 18 1A 18	8C 9C BC AC AC	jj kk dd hh ll ff ff	5 6 7 7 7	— — — —				Δ	Δ	Δ	Δ
DAA	Decimal Adjust A	Adjust Sum to BCD	INH		19	—	2	— — — —				Δ	Δ	Δ	Δ	
DEC (opr)	Decrement Memory Byte	M – 1 ⇒ M	EXT IND,X IND,Y		7A 6A 6A	hh ll ff ff	6 6 7	— — — —				Δ	Δ	Δ	—	
DECA	Decrement Accumulator A	A – 1 ⇒ A	A	INH	4A	—	2	— — — —				Δ	Δ	Δ	—	
DECB	Decrement Accumulator B	B – 1 ⇒ B	B	INH	5A	—	2	— — — —				Δ	Δ	Δ	—	

Table 1. Instruction Set (Sheet 4 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
DES	Decrement Stack Pointer	$SP - 1 \Rightarrow SP$	INH	34	—	3	—	—	—	—	—	—	—	—
DEX	Decrement Index Register X	$IX - 1 \Rightarrow IX$	INH	09	—	3	—	—	—	—	—	$\Delta$	—	—
DEY	Decrement Index Register Y	$IY - 1 \Rightarrow IY$	INH	18 09	—	4	—	—	—	—	—	$\Delta$	—	—
EORA (opr)	Exclusive OR A with Memory	$A \oplus M \Rightarrow A$	A IMM	88	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			A DIR	98	dd	3								
			A EXT	B8	hh ll	4								
			A IND,X	A8	ff	4								
			A IND,Y	18 A8	ff	5								
EORB (opr)	Exclusive OR B with Memory	$B \oplus M \Rightarrow B$	B IMM	C8	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			B DIR	D8	dd	3								
			B EXT	F8	hh ll	4								
			B IND,X	E8	ff	4								
			B IND,Y	18 E8	ff	5								
FDIV	Fractional Divide 16 by 16	$D / IX \Rightarrow IX; r \Rightarrow D$	INH	03	—	41	—	—	—	—	—	$\Delta$	$\Delta$	$\Delta$
IDIV	Integer Divide 16 by 16	$D / IX \Rightarrow IX; r \Rightarrow D$	INH	02	—	41	—	—	—	—	—	$\Delta$	0	$\Delta$
INC (opr)	Increment Memory Byte	$M + 1 \Rightarrow M$	EXT IND,X IND,Y	7C	hh ll	6	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	—
				6C	ff	6								
				18 6C	ff	7								
INCA	Increment Accumulator A	$A + 1 \Rightarrow A$	A INH	4C	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	—
INCB	Increment Accumulator B	$B + 1 \Rightarrow B$	B INH	5C	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	—
INS	Increment Stack Pointer	$SP + 1 \Rightarrow SP$	INH	31	—	3	—	—	—	—	—	—	—	—
INX	Increment Index Register X	$IX + 1 \Rightarrow IX$	INH	08	—	3	—	—	—	—	—	$\Delta$	—	—
INY	Increment Index Register Y	$IY + 1 \Rightarrow IY$	INH	18 08	—	4	—	—	—	—	—	$\Delta$	—	—
JMP (opr)	Jump	See Figure 3–2	EXT IND,X IND,Y	7E	hh ll	3	—	—	—	—	—	—	—	—
				6E	ff	3								
				18 6E	ff	4								
JSR (opr)	Jump to Subroutine	See Figure 3–2	DIR EXT IND,X IND,Y	9D	dd	5	—	—	—	—	—	—	—	—
				BD	hh ll	6								
				AD	ff	6								
				18 AD	ff	7								
LDAA (opr)	Load Accumulator A	$M \Rightarrow A$	A IMM	86	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			A DIR	96	dd	3								
			A EXT	B6	hh ll	4								
			A IND,X	A6	ff	4								
			A IND,Y	18 A6	ff	5								
LDAB (opr)	Load Accumulator B	$M \Rightarrow B$	B IMM	C6	ii	2	—	—	—	—	$\Delta$	$\Delta$	0	—
			B DIR	D6	dd	3								
			B EXT	F6	hh ll	4								
			B IND,X	E6	ff	4								
			B IND,Y	18 E6	ff	5								
LDD (opr)	Load Double Accumulator D	$M \Rightarrow A, M + 1 \Rightarrow B$	IMM DIR EXT IND,X IND,Y	CC	jj kk	3	—	—	—	—	$\Delta$	$\Delta$	0	—
				DC	dd	4								
				FC	hh ll	5								
				EC	ff	5								
				18 EC	ff	6								

Table 1: Instruction Set (Sheet 5 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes								
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C	
LDS (opr)	Load Stack Pointer	M : M + 1 ⇒ SP	IMM DIR EXT IND,X IND,Y	18	8E 9E BE AE AE	jj kk dd hh ll ff ff	3 4 5 5 6	—	—	—	—	Δ	Δ	0	—
LDX (opr)	Load Index Register X	M : M + 1 ⇒ IX	IMM DIR EXT IND,X IND,Y	CD	CE DE FE EE EE	jj kk dd hh ll ff ff	3 4 5 5 6	—	—	—	—	Δ	Δ	0	—
LDY (opr)	Load Index Register Y	M : M + 1 ⇒ IY	IMM DIR EXT IND,X IND,Y	18 18 18 1A 18	CE DE FE EE EE	jj kk dd hh ll ff ff	4 5 6 6 6	—	—	—	—	Δ	Δ	0	—
LSL (opr)	Logical Shift Left		EXT IND,X IND,Y	18	78 68 68	hh ll ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	Δ
LSLA	Logical Shift Left A		A INH		48	—	2	—	—	—	—	Δ	Δ	Δ	Δ
LSLB	Logical Shift Left B		B INH		58	—	2	—	—	—	—	Δ	Δ	Δ	Δ
LSLD	Logical Shift Left Double		INH		05	—	3	—	—	—	—	Δ	Δ	Δ	Δ
LSR (opr)	Logical Shift Right		EXT IND,X IND,Y	18	74 64 64	hh ll ff ff	6 6 7	—	—	—	—	0	Δ	Δ	Δ
LSRA	Logical Shift Right A		A INH		44	—	2	—	—	—	—	0	Δ	Δ	Δ
LSRB	Logical Shift Right B		B INH		54	—	2	—	—	—	—	0	Δ	Δ	Δ
LSRD	Logical Shift Right Double		INH		04	—	3	—	—	—	—	0	Δ	Δ	Δ
MUL	Multiply 8 by 8	A * B ⇒ D	INH		3D	—	10	—	—	—	—	—	—	—	Δ
NEG (opr)	Two's Complement Memory Byte	0 – M ⇒ M	EXT IND,X IND,Y	18	70 60 60	hh ll ff ff	6 6 7	—	—	—	—	Δ	Δ	Δ	Δ
NEGA	Two's Complement A	0 – A ⇒ A	A INH		40	—	2	—	—	—	—	Δ	Δ	Δ	Δ
NEGB	Two's Complement B	0 – B ⇒ B	B INH		50	—	2	—	—	—	—	Δ	Δ	Δ	Δ
NOP	No operation	No Operation	INH		01	—	2	—	—	—	—	—	—	—	—
ORAA (opr)	OR Accumulator A (Inclusive)	A + M ⇒ A	A IMM A DIR A EXT A IND,X A IND,Y	18	8A 9A BA AA AA	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—
ORAB (opr)	OR Accumulator B (Inclusive)	B + M ⇒ B	B IMM B DIR B EXT B IND,X B IND,Y	18	CA DA FA EA EA	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	Δ	Δ	0	—







Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
PSHA	Push A onto Stack	$A \Rightarrow \text{Stk}, SP = SP - 1$	A INH	36	—	3	—	—	—	—	—	—	—	—
PSHB	Push B onto Stack	$B \Rightarrow \text{Stk}, SP = SP - 1$	B INH	37	—	3	—	—	—	—	—	—	—	—
PSHX	Push X onto Stack (Lo First)	$IX \Rightarrow \text{Stk}, SP = SP - 2$	INH	3C	—	4	—	—	—	—	—	—	—	—
PSHY	Push Y onto Stack (Lo First)	$IY \Rightarrow \text{Stk}, SP = SP - 2$	INH	18 3C	—	5	—	—	—	—	—	—	—	—
PULA	Pull A from Stack	$SP = SP + 1, A \Leftarrow \text{Stk}$	A INH	32	—	4	—	—	—	—	—	—	—	—
PULB	Pull B from Stack	$SP = SP + 1, B \Leftarrow \text{Stk}$	B INH	33	—	4	—	—	—	—	—	—	—	—
PULX	Pull X From Stack (Hi First)	$SP = SP + 2, IX \Leftarrow \text{Stk}$	INH	38	—	5	—	—	—	—	—	—	—	—
PULY	Pull Y from Stack (Hi First)	$SP = SP + 2, IY \Leftarrow \text{Stk}$	INH	18 38	—	6	—	—	—	—	—	—	—	—
ROL (opr)	Rotate Left		EXT IND,X IND,Y	79 69 18 69	hh ll ff ff ff	6 6 7	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ROLA	Rotate Left A		A INH	49	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ROLB	Rotate Left B		B INH	59	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
ROR (opr)	Rotate Right		EXT IND,X IND,Y	76 66 18 66	hh ll ff ff ff	6 6 7	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
RORA	Rotate Right A		A INH	46	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
RORB	Rotate Right B		B INH	56	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
RTI	Return from Interrupt	See Figure 3–2	INH	3B	—	12	$\Delta$	$\downarrow$	$\Delta$	$\Delta$	$\Delta$	$\Delta$	$\Delta$	$\Delta$
RTS	Return from Subroutine	See Figure 3–2	INH	39	—	5	—	—	—	—	—	—	—	—
SBA	Subtract B from A	$A - B \Rightarrow A$	INH	10	—	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
SBCA (opr)	Subtract with Carry from A	$A - M - C \Rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	82 92 B2 A2 18 A2	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
SBCB (opr)	Subtract with Carry from B	$B - M - C \Rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C2 D2 F2 E2 18 E2	ii dd hh ll ff ff	2 3 4 4 5	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
SEC	Set Carry	$1 \Rightarrow C$	INH	0D	—	2	—	—	—	—	—	—	—	1
SEI	Set Interrupt Mask	$1 \Rightarrow I$	INH	0F	—	2	—	—	—	1	—	—	—	—
SEV	Set Overflow Flag	$1 \Rightarrow V$	INH	0B	—	2	—	—	—	—	—	—	1	—

Table 1: Instruction Set (Sheet 7 of 8)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
STAA (opr)	Store Accumulator A	$A \Rightarrow M$	A DIR	97	dd	3	—	—	—	—	$\Delta$	$\Delta$	0	—
			A EXT	B7	hh ll	4								
			A IND,X	A7	ff	4								
			A IND,Y	18 A7	ff	5								
STAB (opr)	Store Accumulator B	$B \Rightarrow M$	B DIR	D7	dd	3	—	—	—	—	$\Delta$	$\Delta$	0	—
			B EXT	F7	hh ll	4								
			B IND,X	E7	ff	4								
			B IND,Y	18 E7	ff	5								
STD (opr)	Store Accumulator D	$A \Rightarrow M, B \Rightarrow M + 1$	DIR	DD	dd	4	—	—	—	—	$\Delta$	$\Delta$	0	—
			EXT	FD	hh ll	5								
			IND,X	ED	ff	5								
			IND,Y	18 ED	ff	6								
STOP	Stop Internal Clocks	—	INH	CF	—	2	—	—	—	—	—	—	—	—
STS (opr)	Store Stack Pointer	$SP \Rightarrow M : M + 1$	DIR	9F	dd	4	—	—	—	—	$\Delta$	$\Delta$	0	—
			EXT	BF	hh ll	5								
			IND,X	AF	ff	5								
			IND,Y	18 AF	ff	6								
STX (opr)	Store Index Register X	$IX \Rightarrow M : M + 1$	DIR	DF	dd	4	—	—	—	—	$\Delta$	$\Delta$	0	—
			EXT	FF	hh ll	5								
			IND,X	EF	ff	5								
			IND,Y	CD EF	ff	6								
STY (opr)	Store Index Register Y	$IY \Rightarrow M : M + 1$	DIR	18 DF	dd	5	—	—	—	—	$\Delta$	$\Delta$	0	—
			EXT	18 FF	hh ll	6								
			IND,X	1A EF	ff	6								
			IND,Y	18 EF	ff	6								
SUBA (opr)	Subtract Memory from A	$A - M \Rightarrow A$	A IMM	80	ii	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			A DIR	90	dd	3								
			A EXT	B0	hh ll	4								
			A IND,X	A0	ff	4								
			A IND,Y	18 A0	ff	5								
SUBB (opr)	Subtract Memory from B	$B - M \Rightarrow B$	A IMM	C0	ii	2	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			A DIR	D0	dd	3								
			A EXT	F0	hh ll	4								
			A IND,X	E0	ff	4								
			A IND,Y	18 E0	ff	5								
SUBD (opr)	Subtract Memory from D	$D - M : M + 1 \Rightarrow D$	IMM	83	jj kk	4	—	—	—	—	$\Delta$	$\Delta$	$\Delta$	$\Delta$
			DIR	93	dd	5								
			EXT	B3	hh ll	6								
			IND,X	A3	ff	6								
			IND,Y	18 A3	ff	7								
SWI	Software Interrupt	See Figure 3–2	INH	3F	—	14	—	—	—	1	—	—	—	—
TAB	Transfer A to B	$A \Rightarrow B$	INH	16	—	2	—	—	—	—	$\Delta$	$\Delta$	0	—
TAP	Transfer A to CC Register	$A \Rightarrow \text{CCR}$	INH	06	—	2	$\Delta$	$\downarrow$	$\Delta$	$\Delta$	$\Delta$	$\Delta$	$\Delta$	$\Delta$
TBA	Transfer B to A	$B \Rightarrow A$	INH	17	—	2	—	—	—	—	$\Delta$	$\Delta$	0	—
TEST	TEST (Only in Test Modes)	Address Bus Counts	INH	00	—	*	—	—	—	—	—	—	—	—
TPA	Transfer CC Register to A	$\text{CCR} \Rightarrow A$	INH	07	—	2	—	—	—	—	—	—	—	—
TST (opr)	Test for Zero or Minus	$M - 0$	EXT	7D	hh ll	6	—	—	—	—	$\Delta$	$\Delta$	0	0
			IND,X	6D	ff	6								
			IND,Y	18 6D	ff	7								
TSTA	Test A for Zero or Minus	$A - 0$	A INH	4D	—	2	—	—	—	—	$\Delta$	$\Delta$	0	0
TSTB	Test B for Zero or Minus	$B - 0$	B INH	5D	—	2	—	—	—	—	$\Delta$	$\Delta$	0	0
TSX	Transfer Stack Pointer to X	$SP + 1 \Rightarrow IX$	INH	30	—	3	—	—	—	—	—	—	—	—

Table 1: Instruction Set (Sheet 6 of 6)

Mnemonic	Operation	Description	Addressing Mode	Instruction			Condition Codes							
				Opcode	Operand	Cycles	S	X	H	I	N	Z	V	C
TSY	Transfer Stack Pointer to Y	$SP + 1 \Rightarrow IY$	INH	18 30	—	4	—	—	—	—	—	—	—	—
TXS	Transfer X to Stack Pointer	$IX - 1 \Rightarrow SP$	INH	35	—	3	—	—	—	—	—	—	—	—
TYS	Transfer Y to Stack Pointer	$IY - 1 \Rightarrow SP$	INH	18 35	—	4	—	—	—	—	—	—	—	—
WAI	Wait for Interrupt	Stack Regs & WAIT	INH	3E	—	**	—	—	—	—	—	—	—	—
XGDX	Exchange D with X	$IX \Rightarrow D, D \Rightarrow IX$	INH	8F	—	3	—	—	—	—	—	—	—	—
XGDY	Exchange D with Y	$IY \Rightarrow D, D \Rightarrow IY$	INH	18 8F	—	4	—	—	—	—	—	—	—	—

## Cycle

\* Infinity or until reset occurs

\*\* 12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).

## Operands

dd = 8-bit direct address (\$0000–\$00FF) (high byte assumed to be \$00)

ff = 8-bit positive offset \$00 (0) to \$FF (255) (is added to index)

hh = High-order byte of 16-bit extended address

ii = One byte of immediate data

jj = High-order byte of 16-bit immediate data

kk = Low-order byte of 16-bit immediate data

ll = Low-order byte of 16-bit extended address

mm = 8-bit mask (set bits to be affected)

rr = Signed relative offset \$80 (–128) to \$7F (+127)  
(offset relative to address following machine code offset byte))

## Operators

( ) Contents of register shown inside parentheses

⇐ Is transferred to

↑ Is pulled from stack

↓ Is pushed onto stack

• Boolean AND

+ Arithmetic addition symbol except where used as inclusive-OR symbol in Boolean formula

⊕ Exclusive-OR

\* Multiply

: Concatenation

– Arithmetic subtraction symbol or negation symbol (two's complement)

## Condition Codes

— Bit not changed

0 Bit always cleared

1 Bit always set

Δ Bit cleared or set, depending on operation

↓ Bit can be cleared, cannot become set