



Javier Ferná	ndez	
AESS Estudia	ints	
File:		
Sheet: /		
Title: AESSB	pard	
Size: A4	Date: 2 oct 2013	Rev: 0.0
KiCad E.D.A.	eeschema (2013-02-27 BZR 3976)-stable	ld: 1/4
	h 1	





## Hierarchical pins


Vin\_\_\_\_\_**D VEXT**Vmotor\_\_\_\_**D VMOT**Vmax667\_\_\_\_**D VPIC** 




Javier Fernár	dez			
AESS Estudia	nts			
File:				
Sheet: /Power/				
Title: PlacaUSB				
Size: A4	Date: 2 oct 2013	Rev: 1.0		
KiCad E.D.A.	eeschema (2013-02-27 BZR 3976)-stable	ld: 2/4		













Javier Fernár	ndez				
AESS Estudiants					
File:					
Sheet: /USB/					
Title: PlacaU	SB				
Size: A4	Date: 2 oct 2013	Rev: 1.0			
KiCad E.D.A.	eeschema (2013-02-27 BZR 3976)-stable	ld: 3/4			









Javier Fernández				
AESS Estudiants				
File:				
Sheet: /IOExtension/				
Title: PlacaU	SB			
Size: A4	Date: 2 oct 2013	Rev: 1.0		
KiCad E.D.A.	eeschema (2013-02-27 BZR 3976)-stable	ld: 4/4		