```
-- Sumador completo BCD de 1 dígito
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity sum BCD is
port(
           : in std_logic_vector(3 downto 0);
          : in std_logic_vector(3 downto 0);
     Cin : in std_logic;
      Cout : buffer std_logic;
      s : buffer std_logic_vector(3 downto 0)
);
end entity;
architecture rtl of sum BCD is
      signal sal sum: std logic vector(4 downto 0); -- Sal sum
      signal sal_rest: std_logic_vector(4 downto 0);
begin
-- Sumador
sal sum <= ('0'&A) + B + Cin;
-- Restador
sal_rest <= sal_sum - 10;</pre>
-- Comparador
Cout <= '1' when sal sum > 9 else '0';
S <= sal_rest(3 downto 0) when Cout = '1' else sal_sum(3 downto 0);
end rtl;
- Test-bench sumador completo BCD de 1 digito
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
entity tb_sum_BCD is
end entity;
architecture test of tb_sum_BCD is
```

```
signal A: std_logic_vector(3 downto 0);
      signal B: std logic vector(3 downto 0);
      signal Cout: std logic;
      signal Cin : std logic;
      signal S : std logic vector(3 downto 0);
begin
dut: entity Work.sum BCD(rtl)
port map(
     A \Rightarrow A
     B => B,
     Cin => Cin,
     Cout => Cout,
      S => S
      );
process
begin
      Cin <= '0';
      B <= (others => '0');
      loop
      A <= (others => '0');
        for i in 0 to 9 loop
            for j in 0 to 9 loop
                     wait for 100 ns;
                      B <= B + 1;
              end loop;
        A \leq A + 1;
        B <= (others => '0');
        end loop;
        if Cin = '1' then
          exit;
        end if;
        Cin <= not Cin;
      end loop;
      wait;
end process;
```

end test;