```
-- Contador BCD con ena y modulo 94
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity cnt BCD is
port(
      clk,nrst: in std logic;
      ena : in std_logic;
     rst : buffer std_logic
);
end entity;
architecture rtl of cnt BCD is
      signal cnt_uni: std_logic_vector(3 downto 0);
      signal cnt dec: std logic vector(3 downto 0);
      signal cout: std logic;
begin
-- Unidades
process(clk,nrst)
begin
   if nrst = '0' then
     cnt uni <= (others => '0');
   elsif clk'event and clk = '1' then
      if rst = '1' then
        cnt uni <= (others => '0');
      elsif ena = '1' then
         if cnt uni = 9 then
           cnt_uni <= (others => '0');
           cnt uni <= cnt uni + 1;</pre>
        end if;
      end if;
   end if;
end process;
cout <= '1' when cnt uni = 9 and ena = '1' else '0';
-- Decenas
process(clk,nrst)
begin
   if nrst = '0' then
      cnt dec <= (others => '0');
   elsif clk'event and clk = '1' then
      if rst = '1' then
        cnt dec <= (others => '0');
      elsif cout = '1' then
         if cnt_dec = 9 then
```

```
cnt_dec <= (others => '0');
           cnt dec <= cnt dec + 1;</pre>
         end if;
      end if;
   end if;
end process;
rst <= '1' when cnt uni = 3 and cnt dec = 9 and ena = '1' else '0';
end rtl;
-- Test-bench del contador BCD con ena y modulo 94
library ieee;
use ieee.std logic 1164.all;
entity tb cnt BCD is
end entity;
architecture test of tb_cnt_BCD is
      signal clk, nrst: std_logic;
      signal ena: std_logic;
      signal rst: std_logic;
      constant T CLK : time := 1 us;
      signal final: boolean := false;
begin
dut: entity Work.cnt BCD(rtl)
port map(
     clk => clk,
     nrst => nrst,
     ena => ena,
     rst => rst
      );
process
begin
     clk <= '0';
     wait for T CLK/2;
     clk <= '1';
      wait for T CLK/2;
        if final then
           wait;
        end if;
end process;
process
begin
      -- Inicializacion asincrona
```

```
nrst <= '0';
     wait until clk'event and clk = '1';
      ena <= '0';
      wait until clk'event and clk = '1';
      -- ENA = '0', por lo que no debe contar
      nrst <= '1';
      wait until clk'event and clk = '1';
      wait until clk'event and clk = '1';
      -- Inicializamos el ENA, debe contar
      ena <= '1';
      wait until clk'event and clk = '1';
      wait for 50*T_CLK;
     wait until clk' event and clk = '1';
      -- Volvemos a desactivar ENA y comprobamos que deja de contar
      ena <= '0';
      wait until clk'event and clk = '1';
     wait until clk'event and clk = '1';
      -- Activamos de nuevo ENA
      ena <= '1';
      wait until clk'event and clk = '1';
     wait for 100*T CLK;
     wait until clk'event and clk = '1';
     final <= true;</pre>
     wait;
end process;
end test;
```