```
-- Modelo estructural
library ieee;
use ieee.std logic 1164.all;
entity conv_bcd_a_bin_sec is
port( digito: in std_logic_vector(3 downto 0);
      peso_dig: in std_logic_vector(1 downto 0);
      we dig, start: in std logic;
      clk,nrst: in std logic;
      fin op: buffer std logic;
      resultado: buffer std logic vector(13 downto 0));
end entity;
architecture estructural of conv bcd a bin sec is
      signal digito out: std logic vector(3 downto 0);
      signal rst acum: std logic;
      signal ena acum: std logic;
      signal dir_dig: std_logic_vector(1 downto 0);
begin
      U BANCO: entity Work.banco de reg(rtl)
            port map( clk => clk,
                    nrst => nrst,
                    digito => digito,
                    dir dig => dir dig,
                    peso dig => peso dig,
                    we dig => we dig,
                    digito out => digito out);
      U ACUM SUMA PROD: entity Work.acum suma prod(rtl)
            port map( clk => clk,
                    nRst => nrst,
                    acum_in => digito_out,
                    rst_acum => rst_acum,
                    ena_acum => ena_acum,
                    resultado => resultado);
      U CONTROL: entity Work.control(rtl)
            port map( clk => clk,
                    nRst => nrst,
                    start => start,
                    rst_acum => rst_acum,
                    ena acum => ena acum,
                    fin op => fin op,
                    dir digito => dir dig);
end estructural;
```