```
-- Banco de 4 registros de 4 bits.
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity banco_de_reg is
port(
      clk,nrst
                  : in std logic;
                  : in std_logic_vector(1 downto 0);
    : in std_logic_vector(1 downto 0);
    : in std_logic;
      peso dig
      dir dig
      we dig
                         : in std_logic_vector(3 downto 0);
      digito
      digito out : buffer std logic vector(3 downto 0)
);
end entity;
architecture rtl of banco de reg is
      signal reg0,reg1,reg2,reg3 : std logic vector(3 downto 0);
begin
process(clk,nrst)
begin
   if nrst = '0' then
     reg0 <= (others => '0');
      reg1 <= (others => '0');
      reg2 <= (others => '0');
      reg3 <= (others => '0');
   elsif clk'event and clk = '1' then
      if we dig = '1' then
         case peso dig is
            when "00" => reg0 <= digito;
            when "01" => reg1 <= digito;</pre>
            when "10" => reg2 <= digito;</pre>
            when "11" => reg3 <= digito;</pre>
            when others => null;
         end case;
      end if;
   end if;
end process;
digito out <= reg0 when dir dig = "00" else
             reg1 when dir dig = "01" else
             reg2 when dir_dig = "10" else
             reg3;
end rtl;
```