```
-- Sumador completo BCD de 3 dígito
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity sum BCD 3dig is
port(
             : in std_logic_vector(11 downto 0);
       В
            : in std_logic_vector(11 downto 0);
       Cin : in std_logic;
       Cout : buffer std_logic;
            : buffer std logic vector(11 downto 0)
);
end entity;
architecture estructural of sum BCD 3dig is
       signal Ci: std logic vector(1 downto 0);
begin
       DigitoU: entity Work.sum BCD(rtl)
                 port map(A => A(3 downto 0),
                       Cin => Cin,
                       B \Rightarrow B(3 \text{ downto } 0),
                       S \Rightarrow S(3 \text{ downto } 0),
                       Cout \Rightarrow Ci(0));
       DigitoD: entity Work.sum BCD(rtl)
               port map (A \Rightarrow A(7 \text{ downto } 4),
                       B \Rightarrow B(7 \text{ downto } 4),
                       Cin \Rightarrow Ci(0),
                       S \Rightarrow S(7 \text{ downto } 4),
                       Cout => Ci(1));
       DigitoC: entity Work.sum_BCD(rtl)
               port map(A => A(11 downto 8),
                       B \Rightarrow B(11 \text{ downto } 8),
                       Cin \Rightarrow Ci(1),
                       S \Rightarrow S(11 \text{ downto } 8),
                       Cout => Cout);
end estructural;
-- Test-bench sumador completo BCD de 1 digito
library ieee;
use ieee.std_logic_1164.all;
```

```
use ieee.std_logic_unsigned.all;
entity tb sum BCD 3dig is
end entity;
architecture test of tb sum BCD 3dig is
      signal A: std logic vector(11 downto 0);
      signal B: std logic vector(11 downto 0);
      signal Cout: std_logic;
      signal Cin : std_logic;
      signal S : std logic vector(11 downto 0);
begin
dut: entity Work.sum BCD 3dig(estructural)
port map (
      A \Rightarrow A
      B \Rightarrow B
      Cin => Cin,
      Cout => Cout,
      S => S
      );
process
begin
      A <= (others => '0');
      B <= (others => '0');
      Cin <= '0';
      wait for 100 ns;
       A <= X"000";
  B <= X"987";
  wait for 100 ns;
  A <= X"654";
  B <= X"000";
  wait for 100 ns;
  A <= X"333";
  B <= X"666";
  wait for 100 ns;
  A <= X"547";
  B <= X"126";
  wait for 100 ns;
  A <= X"381";
  B <= X"245";
  wait for 100 ns;
  A <= X"999";
  B <= X"999";
  wait for 100 ns;
  wait;
end process;
```

end test;