```
-- Contador BCD y modulo 816
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity cnt BCD 816 is
port(
      clk,nrst: in std logic;
      rst : buffer std logic
);
end entity;
architecture rtl of cnt BCD 816 is
      signal cnt uni: std logic vector(3 downto 0);
      signal cnt_dec: std_logic_vector(3 downto 0);
signal cnt_cen: std_logic_vector(3 downto 0);
      signal cout u: std logic;
      signal cout_d: std_logic;
begin
-- Unidades
process(clk,nrst)
begin
   if nrst = '0' then
      cnt uni <= (others => '0');
   elsif clk'event and clk = '1' then
      if rst = '1' then
         cnt uni <= (others => '0');
      else
         if cnt_uni = 9 then
            cnt_uni <= (others => '0');
            cnt_uni <= cnt_uni + 1;</pre>
         end if;
      end if;
   end if;
end process;
cout u <= '1' when cnt uni = 9 else '0';</pre>
-- Decenas
process(clk,nrst)
begin
   if nrst = '0' then
      cnt_dec <= (others => '0');
   elsif clk'event and clk = '1' then
      if rst = '1' then
         cnt dec <= (others => '0');
      elsif cout u = '1' then
```

```
if cnt dec = 9 then
           cnt dec <= (others => '0');
            cnt dec <= cnt dec + 1;</pre>
         end if;
      end if;
   end if;
end process;
cout_d <= '1' when cnt_dec = 9 and cout_u = '1' else '0';</pre>
-- Centenas
process(clk,nrst)
begin
   if nrst = '0' then
      cnt cen <= (others => '0');
   elsif clk'event and clk = '1' then
  if rst = '1' then
         cnt_cen <= (others => '0');
      elsif cout d = '1' then
         if cnt cen = 9 then
            cnt_cen <= (others => '0');
            cnt cen <= cnt cen + 1;</pre>
         end if;
      end if;
   end if;
end process;
rst <= '1' when cnt uni = 5 and cnt dec = 1 and cnt cen = 8 else '0';
end rtl;
-- Test-bench del contador BCD con ena y modulo 816
library ieee;
use ieee.std_logic_1164.all;
entity tb cnt BCD 816 is
end entity;
architecture test of tb cnt BCD 816 is
      signal clk, nrst: std logic;
      signal ena: std logic;
      signal rst: std_logic;
      constant T CLK : time := 1 us;
      signal final: boolean := false;
begin
dut: entity Work.cnt BCD 816(rtl)
```

```
port map(
     clk => clk,
     nrst => nrst,
     rst => rst
process
begin
     clk <= '0';
     wait for T_CLK/2;
     clk <= '1';
     wait for T_CLK/2;
        if final then
          wait;
        end if;
end process;
process
begin
      -- Inicializacion asincrona
     nrst <= '0';
     wait until clk'event and clk = '1';
     wait until clk'event and clk = '1';
     nrst <= '1';
     wait until clk'event and clk = '1';
     wait until clk'event and clk = '1';
     wait for 100*T CLK;
     wait until clk'event and clk = '1';
     wait until clk'event and clk = '1';
     wait for 1000*T CLK;
     wait until clk'event and clk = '1';
     final <= true;</pre>
     wait;
end process;
end test;
```