
EEE 468 VLSI DESIGN PROJECT



Designing a RV32i compatible core with SPI interface

Group No:G1 (01)

Presented By

Mrinmoy Kundu	-1706001
---------------	----------

Md. Jawad Ul Islam -1706003

Aroni Ghosh -1706004

Swapnil Siddiky -1706018

Saleh Ahmed Khan -1706053

Adib Md. Ridwan -1706055

Sadat Tahmeed Azad

Submitted to:

Dr. A.B.M. Harun-Ur-Rashid

Professor, Department of EEE, BUET

Mumtahina Islam Sukanya

Lecturer, Department of EEE, BUET



Objectives

- Design (with RTL) and simulate a 32-bit rv32i compatible core.
- Use core to execute instructions written in C that's converted into 32-bit hexadecimal format.
- Load disassembled instructions into the instruction memory of the processor during verification with the help of a chosen interface (SPI).
- Synthesize and perform the physical design of Hardware Description of their RISC-V processor.

EEE 468


Specifications

- 1. Core must be compatible with rv32i instruction set.
- 2. Implement RISC-V ISA spec. Reference: RV32i-ISA
- 3. Use input global clock (positive edge triggered: clk), global reset (negative edge triggered: rst_n) and core_select signal.
- 4. Create a memory controller with an industry standard interface (SPI) to load the instruction data to the memory.
- core_select functionality:

core_select	Functionality
0	1. Memory controller interface will be active to write data into the memory.
1	 Core will start to work Core side interface of the memory will be active to read and write data into the memory.

- 6. Core HDL descriptions need to be Synthesizable and optimized.
- No pipelining stages are necessary.

Workflow




Core design

- Datapath design
- RTL implementation
- Testing and verification



Interface design

- RTL implementation for standard SPI protocol
- Testing and verification



Physical design


 Compile necessary resources for synthesis and physical design while design gets ready

EEE 468



Core: ISA


- The instruction set architecture the entire group of commands that the processor can perform to execute the program instructions.
- RV32I ISA is a 32-bit version of the RISC-V ISA --> data and address buses are 32 bits wide.
- Includes 6 types of instructions.
- Consists of 37 unique instructions.



5 bits 2 bits 5 bits 5 bits 3 bits 5 bits 7 bits


Core: Micro Architecture

- Von Neumann Architecture
- 2048x32 bit memory inside Wrapper for Data and Instructions
- 32 bits *multicycle processor* with 32 architectural registers
- ALU functions extended for logical & arithmetical bit shifting



EEE 468


Core: Datapath



Core: Control Unit - FSM

15 State FSM for 6 different types of instruction.

One idle state for core_select = 0



Core: ISA support

Required Instructions

Instruction	Туре	Comment
auipc rd, upimm	U	
addi rd, rs1, imm	I	add imm to reg
add rd, rs1, rs2	R	add regs
jal rd, label	J	Jump and link, PC = JTA, rd = PC + 4
sw rs2, imm(rs1)	S	Store word
lw rd, imm(rs1)	I	Load Word
beq rs1, rs2, label	В	Branch if (rs1 == rs2), PC = BTA
bne rs1, rs2, label	В	Branch if (rs1 ≠ rs2), PC = BTA
sub rd, rs1, rs2	R	substract reg
bge rs1, rs2, label	В	if (rs1 ≥ rs2) PC = BTA
jalr rd, rs1, imm	ı	jump and link register, PC = rs1 + SignExt(imm), rd = PC + 4

Core: ISA support

Additional Instructions Implemented

ori rd, rs1, imm	I	
andi rd, rs1, imm	I	
xori rd, rs1, imm	1	
slli rd, rs1, umm	I	rd = rs1 << uimm (a 5 bit unsigned int)
srli rd, rs1, umm	1	rd = rs1 >> uimm (a 5 bit unsigned int)
srai rd, rs1, uimm	I	rd = rs1 >>> uimm (a 5 bit unsigned int)
slti rd, rs1, imm	1	rd = rs1 < SingExt(Imm) ; signed comparison
sltiu rd, rs1, imm	I	rd = rs1 < SingExt(Imm); unsigned comparison
or rd, rs1, rs2	R	rd = rs1 rs2
and rd, rs1, rs2	R	rd = rs1 & rs2
xor rd, rs1, rs2	R	rd = rs1 ^ rs2

sll rd, rs1, rs2	R	rd = rs1 << rs2[4:0]
srl rd, rs1, rs2	R	rd = rs1 >> rs2[4:0]
sra rd, rs1, rs2	R	rd = rs1 >>> rs2[4:0]
slt rd, rs1, rs2	R	rd = rs1 < rs2; signed comparison
sltu rd, rs1, rs2	R	rd = rs1 < rs2; unsigned comparison
blt rs1, rs2, label	В	Branch if (rs1 < rs2) PC = BTA
bltu rs1, rs2, label	В	branch if < unsigned
bgeu rs1, rs2, label	В	branch if ≥ unsigned

Core: ISA support

Instructions Not Implemented

Some instructions have not been implemented mainly due to **byte** addressability.

Thus, in total, **30 out of 37** rv32i instructions are functional in our design.


NOT IMPLEMENTED		
lui rd, upimm	U	rd = [upimm, 12b'0]
lb rd, imm(rs1)	1	load byte
Ih rd, imm(rs1)	1	load half
lbu rd, imm(rs1)	1	load byte unsigned
lhu rd, imm(rs1)	1	load half unsigned
sb rs2, imm(rs1)	S	store byte
sh rs2, imm(rs1)	S	store half



Interface(SPI): Introduction


- Peripheral Master generates SPI_Clk, SPI_MOSI signals
- ■32-bit data serially transmitted as 1 bit MOSI signals
- A chip select signal SPI_CS_n to control the data transmission
- Data decoded by SPI Slave & sent to memory wrapper

Interface(SPI): Block Diagram





Interface(SPI): Flowchart for Word Extraction


After detecting posedge of SPI_Clk or SPI_CS_n, the following behavioral logic will be implemented




Interface(SPI): Timing Diagram












0: 00002197 auipc gp,0x2







4: 94018193 addi gp,gp,-1728 # 1940 <__global_pointer\$>

+	1	_2_	,1	
	fffff940		fffff940	
/SPI_Memory_Controller_TB/core/datapath/ALU/rst	1			
→ /SPI_Memory_Controller_TB/core/datapath/ALU/a	4	4	4	8192
	-1728	4	-1728	
→ SPI_Memory_Controller_TB/core/datapath/ALU/ALUControl	0	0		
	8	0	8	2
→ SPI_Memory_Controller_TB/core/datapath/ALU/ALUResult	-1724	8	-1724	6464
	xxxxxxxx			
/SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/rst	1			
/SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/dk	0			
/SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/ALUResult	fffff944		fffff944	00001940

Outputs: Detect Non-prime

- DFFRAM memory data after loading the instructions through SPI (Right).
- Verification from TB after SPI slave received data(Bottom)


```
# Inst No 0 : Sent out 00002197, Received 00002197
# Inst No 1 : Sent out 94018193, Received 94018193
# Inst No 2 : Sent out 00000117, Received 00000117
# Inst No 3 : Sent out 7f810113, Received 7f810113
# Inst No 4 : Sent out 00010433, Received 00010433
# Inst No 5 : Sent out 0c80006f, Received 0c80006f
# Inst No 6 : Sent out fe010113, Received fe010113
# Inst No 7 : Sent out 00812e23, Received 00812e23
```

```
02010113 01812403 01c12083 00078513
   00000013 00078613 fec42783 fea42623
   f2dff0ef 02010413 00812c23 00112e23
   fe010113 00008067 02010113 01c12403
            fe442783 00000013 0080006f
51
   f8e7dee3 fec42783 fe842703 fef42423
   00178793 fe842783 02f70063 00100793
            fclff06f fef42623 40f707b3
   fe842783 fec42703 0180006f fe042223
   0007d663 40f707b3 fe842783 fec42703
   0300006f fef42223 00100793 00f71863
            fec42703 0600006f fef42423
   00200793 fef42223 00100793 00f71663
            fec42703 00078863 fec42783
   00812e23 fe010113 0c80006f 00010433
   7f810113 00000117 94018193 00002197
```


Outputs: Detect Non-prime

- Register File contents state after execution of program
- Return value stored in R12
 - 1 = non-prime
 - 0 = prime
- Test done on a = 50
 - Result shows non-prime


0	0	0
2	2048	6464
4	0	0
6	0	0
8	2048	0
10	1	0
12	1	0
14	1	1
16	0	0
18	0	0
20	0	0
22	0	0
24	0	0
26	0	0
28	0	0
30	0	0



Gate Level Diagram - RISC-V Core



Control Unit of the Core



Top Module of the Core





Physical Design of RV32i Core

• We could not obtain the Physical Design, Clock Tree Synthesis and the Subsequent Steps due to the recent Server Issue.



Acknowledgements

To Dr. A.B.M Harun-Ur-Rashid Sir

Professor, Department of EEE, BUET

and

Mumtahina Islam Sukanya

Mumtahina Islam Sukanya Lecturer, Department of EEE, BUET

To A.K.M Uday Hasan Bhuiyan

Lead DFT Engineer, Neural Semiconductor Limited

and his team

for this collaborative opportunity

