

# EEE 468

## VLSI DESIGN PROJECT



Designing a RV32i compatible core with SPI interface

**Group No:G1 (01)**

### **Submitted to:**

Dr. A.B.M. Harun-Ur-Rashid  
Professor, Department of EEE, BUET  
Mumtahina Islam Sukanya  
Lecturer, Department of EEE, BUET

### **Presented By**

Mrinmoy Kundu	-1706001
Md. Jawad Ul Islam	-1706003
Aroni Ghosh	-1706004
Swapnil Siddiky	-1706018
Saleh Ahmed Khan	-1706053
Adib Md. Ridwan	-1706055
Sadat Tahmeed Azad	-1706064

# Objectives

- Design (with RTL) and simulate a 32-bit rv32i compatible core.
- Use core to execute instructions written in C that's converted into 32-bit hexadecimal format.
- Load disassembled instructions into the instruction memory of the processor during verification with the help of a chosen interface (SPI).
- Synthesize and perform the physical design of Hardware Description of their RISC-V processor.


# Specifications

1. Core must be compatible with rv32i instruction set.
2. Implement RISC-V ISA spec. Reference: [RV32i-ISA](#)
3. Use input global clock (positive edge triggered: clk), global reset (negative edge triggered: rst\_n) and core\_select signal.
4. Create a memory controller with an industry standard interface (SPI) to load the instruction data to the memory.
5. core\_select functionality:

core_select	Functionality
0	1. Memory controller interface will be active to write data into the memory.
1	1. Core will start to work 2. Core side interface of the memory will be active to read and write data into the memory.

6. Core HDL descriptions need to be Synthesizable and optimized.
7. No pipelining stages are necessary.

# Workflow




## Core design

- Datapath design
- RTL implementation
- Testing and verification



## Interface design

- RTL implementation for standard SPI protocol
- Testing and verification



## Physical design

- Compile necessary resources for synthesis and physical design while design gets ready

# Core Design



# Core: ISA


- The instruction set architecture - the entire group of commands that the processor can perform to execute the program instructions.
- RV32I ISA is a 32-bit version of the RISC-V ISA --> data and address buses are 32 bits wide.
- Includes 6 types of instructions.
- Consists of 37 unique instructions.

31:25	24:20	19:15	14:12	11:7	6:0	
funct7	rs2	rs1	funct3	rd	op	R-Type
imm <sub>11:0</sub>		rs1	funct3	rd	op	I-Type
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	S-Type
imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	B-Type
imm <sub>31:12</sub>				rd	op	U-Type
imm <sub>20,10:1,11,19:12</sub>				rd	op	J-Type
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits




# Core: Micro Architecture

- Von Neumann Architecture
- 2048x32 bit memory inside Wrapper for Data and Instructions
- 32 bits *multicycle processor* with 32 architectural registers
- ALU functions extended for logical & arithmetical bit shifting



# Core: Datapath






# Core: Control Unit - FSM

15 State FSM for 6 different types of instruction.

One idle state for `core_select = 0`



# Core: ISA support

## Required Instructions

Instruction	Type	Comment
auipc rd, upimm	U	
addi rd, rs1, imm	I	add imm to reg
add rd, rs1, rs2	R	add regs
jal rd, label	J	Jump and link, PC = JTA, rd = PC + 4
sw rs2, imm(rs1)	S	Store word
lw rd, imm(rs1)	I	Load Word
beq rs1, rs2, label	B	Branch if (rs1 == rs2), PC = BTA
bne rs1, rs2, label	B	Branch if (rs1 ≠ rs2), PC = BTA
sub rd, rs1, rs2	R	subtract reg
bge rs1, rs2, label	B	if (rs1 ≥ rs2) PC = BTA
jalr rd, rs1, imm	I	jump and link register, PC = rs1 + SignExt(imm), rd = PC + 4

# Core: ISA support

## Additional Instructions Implemented

ori rd, rs1, imm	I	
andi rd, rs1, imm	I	
xori rd, rs1, imm	I	
slli rd, rs1, umm	I	rd = rs1 << umm (a 5 bit unsigned int)
srlr rd, rs1, umm	I	rd = rs1 >> umm (a 5 bit unsigned int)
srai rd, rs1, uimm	I	rd = rs1 >>> umm (a 5 bit unsigned int)
slti rd, rs1, imm	I	rd = rs1 < SingExt(Imm) ; signed comparison
sltiu rd, rs1, imm	I	rd = rs1 < SingExt(Imm) ; unsigned comparison
or rd, rs1, rs2	R	rd = rs1   rs2
and rd, rs1, rs2	R	rd = rs1 & rs2
xor rd, rs1, rs2	R	rd = rs1 ^ rs2

sll rd, rs1, rs2	R	rd = rs1 << rs2[4:0]
srl rd, rs1, rs2	R	rd = rs1 >> rs2[4:0]
sra rd, rs1, rs2	R	rd = rs1 >>> rs2[4:0]
slt rd, rs1, rs2	R	rd = rs1 < rs2; signed comparison
sltu rd, rs1, rs2	R	rd = rs1 < rs2; unsigned comparison
blt rs1, rs2, label	B	Branch if (rs1 < rs2) PC = BTA
bltu rs1, rs2, label	B	branch if < unsigned
bgeu rs1, rs2, label	B	branch if ≥ unsigned

# Core: ISA support

## Instructions Not Implemented

Some instructions have not been implemented mainly due to **byte addressability**.

Thus, in total, **30 out of 37** rv32i instructions are functional in our design.

NOT IMPLEMENTED		
lui rd, upimm	U	rd = [upimm, 12b'0]
lb rd, imm(rs1)	I	load byte
lh rd, imm(rs1)	I	load half
lbu rd, imm(rs1)	I	load byte unsigned
lhu rd, imm(rs1)	I	load half unsigned
sb rs2, imm(rs1)	S	store byte
sh rs2, imm(rs1)	S	store half

# Interface Design




# Interface(SPI) : Introduction

- Peripheral Master generates SPI\_Clk, SPI\_MOSI signals
- 32-bit data serially transmitted as 1 bit MOSI signals
- A chip select signal SPI\_CS\_n to control the data transmission
- Data decoded by SPI Slave & sent to memory wrapper




# Interface(SPI) : Block Diagram




# Interface(SPI) : Flowchart for Word Extraction

After detecting posedge of **SPI\_Clk** or **SPI\_CS\_n**, the following behavioral logic will be implemented




# Interface(SPI) : Timing Diagram



# Outputs




# Outputs





# Outputs








# Outputs

0: 00002197

auipc gp,0x2



# Outputs



# Outputs

4: 94018193

addi gp,gp,-1728 # 1940 <\_\_global\_pointer\$>

+ /SPI_Memory_Controller_TB/core/datapath/mux4/Sei	1	2	1		
+ /SPI_Memory_Controller_TB/core/datapath/mux4/mux	fffff940		fffff940		
+ /SPI_Memory_Controller_TB/core/datapath/ALU/rst	1				
+ /SPI_Memory_Controller_TB/core/datapath/ALU/a	4	4	4	8192	
+ /SPI_Memory_Controller_TB/core/datapath/ALU/b	-1728	4	-1728		
+ /SPI_Memory_Controller_TB/core/datapath/ALU/ALUControl	0	0			
+ /SPI_Memory_Controller_TB/core/datapath/ALU/flags	8	0	8	2	
+ /SPI_Memory_Controller_TB/core/datapath/ALU/ALUResult	-1724	8	-1724	6464	
+ /SPI_Memory_Controller_TB/core/datapath/ALU/b_not	xxxxxxxx				
+ /SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/rst	1				
+ /SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/dk	0				
+ /SPI_Memory_Controller_TB/core/datapath/Alu_out_reg/ALUResult	fffff944		fffff944	00001940	



# Outputs: Detect Non-prime

- DFFRAM memory data after loading the instructions through SPI (Right).
- Verification from TB after SPI slave received data( Bottom)

```
# Inst No      0 : Sent out 00002197, Received 00002197
# Inst No      1 : Sent out 94018193, Received 94018193
# Inst No      2 : Sent out 00000117, Received 00000117
# Inst No      3 : Sent out 7f810113, Received 7f810113
# Inst No      4 : Sent out 00010433, Received 00010433
# Inst No      5 : Sent out 0c80006f, Received 0c80006f
# Inst No      6 : Sent out fe010113, Received fe010113
# Inst No      7 : Sent out 00812e23, Received 00812e23
```

```
67 02010113 01812403 01c12083 00078513
63 00000013 00078613 fec42783 fea42623
59 f2dff0ef 02010413 00812c23 00112e23
55 fe010113 00008067 02010113 01c12403
51 00078513 fe442783 00000013 0080006f
47 f8e7dee3 fec42783 fe842703 fef42423
43 00178793 fe842783 02f70063 00100793
39 fe442703 fc1ff06f fef42623 40f707b3
35 fe842783 fec42703 0180006f fe042223
31 0007d663 40f707b3 fe842783 fec42703
27 0300006f fef42223 00100793 00f71863
23 fe842783 fec42703 0600006f fef42423
19 00200793 fef42223 00100793 00f71663
15 00100793 fec42703 00078863 fec42783
11 fe042223 fef42623 03200793 02010413
7 00812e23 fe010113 0c80006f 00010433
3 7f810113 00000117 94018193 00002197
```

# Outputs: Detect Non-prime

- Register File contents state after execution of program
- Return value stored in R12
  - 1 = non-prime
  - 0 = prime
- Test done on a = 50
  - Result shows non-prime


0	0	0
2	2048	6464
4	0	0
6	0	0
8	2048	0
10	1	0
12	1	0
14	1	1
16	0	0
18	0	0
20	0	0
22	0	0
24	0	0
26	0	0
28	0	0
30	0	0

# Synthesis






# Gate Level Diagram - RISC-V Core



Control Unit of the Core



Top Module of the Core

# Physical Design of RV32i Core


- We could not obtain the Physical Design, Clock Tree Synthesis and the Subsequent Steps due to the recent Server Issue.



# Acknowledgements

To Dr. A.B.M Harun-Ur-Rashid Sir  
*Professor, Department of EEE, BUET*  
and

Mumtahina Islam Sukanya  
*Lecturer, Department of EEE, BUET*



To A.K.M Uday Hasan Bhuiyan  
*Lead DFT Engineer, Neural Semiconductor Limited*  
and his team  
for this collaborative opportunity



# References

1. Digital Design and Computer Architecture, RISC-V Edition  
Sarah L. Harris, David Harris
2. The RISC-V Instruction Set Manual Volume I: User-Level ISA







THANK YOU  
FEEL FREE TO ASK ANY QUESTIONS