
6 Registers and Counters


6-1 REGISTERS

Register- a group of binary cells suitable for holding binary information.




- □Clock=0 -> 1 : input information transferred
- □Clock=0 : unchanged
- □Clear=0 : clearing the register to all 0's prior to its clocked operation.

Register with Parallel Load



- □Clock=0->1: input information
 - -> loading
- □Clock=0 or 0->1 or 1: the content of the register -> unchanged
- □Load input=1 : the I inputs are transferred into the register


Register with Parallel Load




□Load input=0; maintain the content of the register

6-2 SHIFT REGISTERS

Shift register-capable of shifting its binary information in one or both directions



The simplest shift register



Serial-Transfer Example

Timing pulse	Shift register A	Shift register B	Serial output of B
Initial value	1011	0010	0
Titidi valde			O O
After T ₁	1101	1001	1
After T ₂	1110	1 1 0 0	0
After T ₃	0111	0 1 1 0	0
After T ₄	1011	1011	1


Serial Transfer SOSISISO1011 0011 CLKCLKClock Shift control (a) Block diagram

Serial Transfer SOSISISO1101 1001 CLKCLKClock Shift control (a) Block diagram

Serial Transfer SOSISISO**1110 1**100 CLKCLKClock Shift control (a) Block diagram


Serial Transfer SOSISISO0111 0110 CLKCLKClock Shift control (a) Block diagram


Serial Transfer SOSISISO1011 1011 CLKCLKClock Shift control (a) Block diagram





Operation


- ☐ calculate A+B
- ☐ The **SO** of **A** and **B** provide a pair of significant bits for the **FA**
- ☐ Output **Q** gives the input carry at **z**
- ☐ The shift-right control enables both registers and the carry flip-flop.
- ☐ The sum bit from **S** enters the leftmost flip-flop of **A**











State Table for Serial Adder

Present value of carry

Table 6-2 State Table for Serial Adder

Output carry

Present State	Inputs		Next State	Output	Flip-Flop Inputs	
	X	у	Q	S	JQ	KQ
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	0	1	0	X
0	1	1	1	0	1	X
1	0	0	0	1	X	1
1	0	1	1	0	X	0
1	1	0	1	0	X	0
1	1	1	1	1	X	0

$$JQ = xy$$

$$KQ = x'y' = (x+y)'$$

$$S = x \oplus y \oplus Q$$

By k-map

Second form of Serial Adder








Fig. 6-6 Second form of Serial Adder

Fig. 6-7 4-Bit Universal Shift Register











6-3 RIPPLE COUNTERS



6-3 RIPPLE COUNTERS



Count sequence for a binary Counter

Count sequence A ₃ A ₂ A ₁ A ₀		Conditions for Complementing
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 0	Complement Ao	Ao will go from 1 to 0 and complement A1 Ao will go from 1 to 0 and complement A1; A1will go from 1 to 0 and complement A2 Ao will go from 1 to 0 and complement A1
1 0 0 0	and so on	

BCD Ripple Counter






Fig. 6-9 State Diagram of a Decimal BCD-Counter




Fig. 6-10 BCD Ripple Counter

BCD Ripple Counter



29




Fig. 6-9 State Diagram of a Decimal BCD-Counter




Fig. 6-10 BCD Ripple Counter

BCD Ripple Counter

operation

- 1. Q₁ is complemented on the negative edge of every count pulse.
- 2. Q_2 is complemented if $Q_8=0$ and Q_1 goes from 1 to 0. Q_2 is cleared if $Q_8=1$ and Q_1 goes from 1 to 0.
- 3. Q₄ is complemented when Q₂ goes from 1 to 0.
- 4 .Q $_8$ is complemented when $Q_4Q_2=11$ and Q_1 goes from 1 to 0. Q_8 is cleared if either Q_4 or Q_2 is 0 and Q_1 goes from 1 to 0

Three-Decade Decimal BCD Counter





Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter


☐ To count from 0 to 999, We need a three-decade counter.


6-4 SYNCHRONOUS COUNTERS




- ☐ The first stage A₀ has its J and K equal to 1 if the counter is enabled .
- □The other **J** and **K** inputs are equal to **1** if all previous low-order bits are equal to **1** and the count is enabled.
- □ A₀ = 1이면, 클럭의 상승에지가 발생할 때 마다, A₁의 값은 반전된다.

Fig. 6-13 4-Bit Up-Down Binary Counter










Fig. 6-13 4-Bit Up-Down Binary Counter

BCD Counter

Table 6-5 State Table for BCD Counter

Present State			Next State				Output	Flip-Flop Inputs				
Q ₈	Q_4	Q ₂	Q ₁	Q ₈	Q_4	Q ₂	Q ₁	у	TQ ₈	TQ ₄	TQ ₂	TQ
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1


$$TQ1 = 1$$

$$TQ2 = Q'8Q1$$

$$TQ4 = Q2Q1$$

$$TQ8 = Q8Q1 + Q4Q2Q1$$

$$y = Q8Q1$$



□Input **load** control=1; disables the count sequence, data transfer

$$J_i = I_i$$

$$K_i = \sim I_i$$

$$A_i = I_i$$

38

Fig. 6-14 4-Bit Binary Counter with Parallel Load





Fig. 6-14 4-Bit Binary Counter with Parallel Load






Fig. 6-14 4-Bit Binary Counter with Parallel Load

BCD COUNTER using Binary Counter with Parallel Load






Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

- ☐The **AND** gate detects the occurrence of state **1001(9)** in the output. In this state, the load input is enabled and all-0's input is loaded into register.
- ☐ The **NAND** gate detects the count of **1010(10)**, as soon as this count occurs the register is **cleared**.
- ☐ A momentary **spike** occurs in output A2 as the count goes from **1001** to **1010** and immediately to 0000

6-5 OTHER COUNTERS





Except **011**,**111**

Table 6-7

State Table for Counter




Fig. 6-16 Counter with Unused States

Present State			Next State			Flip-Flop Inputs					
A	В	C	A	В	C	JA	KA	J _B	Kg	lc	Kc
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

Ring Counter





Fig. 6-17 Generation of Timing Signals

- ☐ A circular sift register with only one flip-flop being set at any particular time. ; all others are cleared.
- □**The single bit** is shifted from one flip-flop to the other.

Johnson Counter




(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

A circular shift register with the complement output of the last flip-flop connected to the input of the first flip-flop.

D Flip-Flop

```
module df_reset (q, q_bar, data, reset, clk);
 output q, q_bar;
 input data, reset;
 input clk;
 reg q;
 assign q bar = \simq;
 always @(posedge clk or negedge reset) begin
  if (reset == 0) q <= 0;
  else q <= data;
 end
endmodule
```



6-1 REGISTERS

```
D
I_0
                     module reg4_behav (A_b, I, Clear, Clock);
          > C
                       output [3:0] A b;
           R
                                [3:0] I;
                       input
                       input Clear, Clock;
          D
                               [3:0] A b;
                       reg
         rac{1}{C}
           R
                       always @(posedge Clock or negedge Clear) begin
                         if (Clear == 0) A b <= 4'b0000;
                         else A b <= I:
          D
I_2
                       end
          > C
                     endmodule
           R
                     module reg4_str (A_s, I, Clear, Clock);
                       output [3:0] A s;
          D
I_3
                       input [3:0] I;
          > C
                       input Clear, Clock;
           R
                       df_reset FF0 (.q(A_s[0]), .data(I[0]), .reset(Clear), .clk(Clock));
                       df_reset FF1 (.q(A_s[1]), .data(I[1]), .reset(Clear), .clk(Clock));
  Clock Clear
                       df_reset FF2 (.q(A_s[2]), .data(I[2]), .reset(Clear), .clk(Clock));
  Fig. 6-1 4-Bit Register
                       df_reset FF3 (.q(A_s[3]), .data(I[3]), .reset(Clear), .clk(Clock));
                     endmodule
```

6-1 REGISTERS

```
module tb_reg4;
  reg clk, reset;
  reg [3:0] I;
  wire [3:0] A_b, A_s;
  reg4_behav UDT0 (.A_b(A_b), .I(I), .Clear(reset), .Clock(clk));
  reg4_str UDT1 (.A_s(A_s), .I(I), .Clear(reset), .Clock(clk));
  initial begin
     clk = 0;
    I = 0:
     reset = 1;
    #20 reset = 0;
    #20 reset = 1;
  end
  always #50 clk = ~clk;
  initial begin
                                           GTKWave - /Users/jyleebell/Dropbox/Verilog/DigitalDesign/reg_4/tb_reg4.vcd
  I = 1:
                        From: 0 sec
                                                  To: 1520 ns
                                                                  Marker: -- | Cursor: 20900 ps
  #180 I = 10;
  #180 I = 11;
                     a/DigitalDesign/updown/tb_updown.vcd /Users/jyleebell/Dropbox/Verilog/DigitalDesign/reg_4/tb_reg4.vcd
  #200 I = 8:
                       Signals
                                 Waves
                       Time
  #20 reset = 0;
                           clk
  #200 reset = 1;
                         reset
  #180 I = 2:
                        I[3:0]
  #180 I = 3;
                       A_b[3:0]
  #200 I = 4;
                       A_s[3:0]
  #180 $finish;
  end
endmodule
```


Register with Parallel Load

```
Load -
                n1
                     i0,
          n0
                                                    module and or (i0, i1, i2, i3, out);
                                       d0
                                                    input i0, i1, i2, i3;
                             w4 out D
                                                 A<sub>0</sub> output out;
                     i3
                                                    wire w0, w1;
                                                    and AND0 (w0, i0, i1);
                                                    and AND1 (w1, i2, i3);
                                                 A or ORO (out, w0, w1);
                                                    endmodule
                                                    module reg4_pl_str (A_s, I, Load, Clock);
                                                    output
                                                               [3:0] A s;
                                                               [3:0] I;
                                                    input
                                                 ^{A_2} input
                                                               Clock, Load;
                                                    wire d0, d1, d2, d3;
                                                    wire n0, n1;
                                                    not U0 (n0, Load);
                                       D
                                                    not U1 (n1, n0);
                                                    and_or U2 (A_s[0], n0, I[0], n1, d0);
                                        > C
                                                    and_or U3 (A_s[1], n0, I[1], n1, d1);
Clock
                                                    and or U4 (A s[2], n0, I[2], n1, d2);
                                                    and or U5 (A s[3], n0, I[3], n1, d3);
           Fig. 6-2 4-Bit Register with Parallel Load
                                             df_reset FF0 (.q(A_s[0]), .data(d0), .reset(1'b1), .clk(Clock));
```

endmodule

df_reset FF1 (.q(A_s[1]), .data(d1), .reset(1'b1), .clk(Clock));
df_reset FF2 (.q(A_s[2]), .data(d2), .reset(1'b1), .clk(Clock));
df reset FF3 (.q(A s[3]), .data(d3), .reset(1'b1), .clk(Clock));

Register with Parallel Load



```
module reg4_pl_behav (A_b, I, Load, Clock);
  output
            [3:0] A_b;
  input
            [3:0] I;
            Load, Clock;
  input
           [3:0] A_b;
  reg
  always @(posedge Clock) begin
   if (Load == 1) begin
      A b \leq I;
    end
    else begin
     A_b <= A_b;
    end
  end
endmodule
```

Register with Parallel Load

```
module tb_reg4_pl;
  reg clk, load;
  reg [3:0] I;
  wire [3:0] A_b, A_s;
  reg4_pl_behav UDT0 (.A_b(A_b), .I(I), .Load(load), .Clock(clk));
  reg4_pl_str UDT1 (.A_s(A_s), .I(I), .Load(load), .Clock(clk));
  initial begin
                        Signals
                                     Waves
    clk = 0;
                                                              300 ns
                                           100 ns
                                                     200 ns
                        Time
    I = 0;
                              clk
    load = 0;
    #6 load = 1:
                            load
  end
                          I[3:0]
  always #50 clk = \simclk A_b[3:0]
                                                             A
                        A_s[3:0]
                                                             A
  initial begin
    I = 1;
    #180 I = 10;
    #20 load = 1;
    #180 I = 11:
    #20 load = 0;
    #200 I = 8;
    #20 load = 0;
    #200 load = 1;
    #180 I = 2;
    #180 I = 3:
    #200 I = 4;
    #180 $finish;
  end
endmodule
```

6-2 SHIFT REGISTERS





Fig. 6-3 4-Bit Shift Register

```
module shift_reg4_str (si, so, clock, r);
  output
            S0;
         [0:3] r;
  output
 input
            si;
           clock;
 input
 wire d1, d2, d3;
  df_reset FF0 (.q(d1), .data(si), .reset(1'b1), .clk(clock));
  df_reset FF1 (.q(d2), .data(d1), .reset(1'b1), .clk(clock));
  df_reset FF2 (.q(d3), .data(d2), .reset(1'b1), .clk(clock));
 df_reset FF3 (.q(so), .data(d3), .reset(1'b1), .clk(clock));
  assign r = \{d1, d2, d3, so\};
endmodule
```

6-2 SHIFT REGISTERS



module shift_reg4_behav (si, so, clock, r);

```
output so;
output [0:3] r;
input si;
input clock;
reg [0:3] R;
```

wire so;


always @(posedge clock) begin
 R <= {si, R[0:2]};
end</pre>

assign so = R[3];
assign r = R;
endmodule

6-2 SHIFT REGISTERS


```
module tb_shift_reg4;
 wire so_behav, so_str;
 wire [0:3] r_b, r_s;
  reg clk, si;
  shift_reg4_behav UDT0 (.si(si), .so(so_behav), .clock(clk),.r(r_b));
  shift_reg4_str UDT1 (.si(si), .so(so_str), .clock(clk),.r(r_s));
  initial begin
   clk = 0;
   si = 0;
  end
  always #50 clk = ~clk;
```

initial begin



#180 \$T1n1sn;

end endmodule





```
module mux4x1(out, d3, d2, d1, d0, s1, s0);
  output out;
  input d0, d1, d2, d3;
  input s1, s0;


reg out;

always @* begin
  case ({s1, s0})
    0: out <= d0;
    1: out <= d1;
    2: out <= d2;
    3: out <= d3;
    default: out <= 1'bx;
  endcase
  end
endmodule</pre>
```

Fig. 6-7 4-Bit Universal Shift Register










Fig. 6-7 4-Bit Universal Shift Register

```
module usr_behav(A, I, sir, sil, control, clear, clock);
  output
            [3:0] A;
  input
            [3:0] I;
  input
            [1:0] control;
            sir, sil, clear, clock;
  input
            d3, d2, d1, d0;
  wire
            [3:0] A;
  reg
            [3:0] I;
  wire
  always @(posedge clock or negedge clear) begin
    if (clear == 0) begin
      A <= 4'b0000;
    end begin
      case (control)
        0: A <= A:
        1: A \le \{sir, A[3:1]\};
        2: A \le \{A[2:0], sil\};
        3: A <= I;
      endcase
    end
  end
endmodule
```

A_s[3:0]

3

```
module tb usr;
         [3:0] I:
   reg
   rea
         sil, sir, clear, clock;
   req [1:0] control;
   wire [3:0] A_s, A_b;
   usr str DUT0 (.A(A s), .I(I), .sir(sir), .sil(sil), .control(control), .clear(clear), .clock(clock));
   usr behav DUT1 (.A(A b), .I(I), .sir(sir), .sil(sil), .control(control), .clear(clear), .clock(clock));
   initial begin
     I = 0; sil = 0; sir = 0; clear = 0; clock = 0; control = 0;
     \#100 \text{ I} = 4'b0011; \text{ control} = 3; \text{ sil} = 1; \text{ sir} = 0; \text{ clear} = 1;
     #100 control = 1;
     #100 I = 4'b0110; control = 3; sil = 0; sir = 1;
     #100 control = 2;
     #100 I = 4'b1100: control = 3: sil = 1: sir = 1:
Signals
                                                                                                                600 ns
                                      200 ns
                                                         300 ns
                                                                                              500 ns
                    100 ns
                                                                           400 ns
Time
       clock
       clear
control[1:0]
                                                           11
                                                                                                11
                    11
                                         01
                                                                              10
                00
                                                                                                                   90
         sil
         sir
      I[3:0]
                                                           6
                      3
    A_b[3:0]
                   3
                                                             6
```

6

60

6-3 RIPPLE COUNTERS

```
A_0
 Count
Reset
```

(b) With D flip-flops

```
module df_reset (q, q_bar, data, reset, clk);
  output q, q_bar;
  input data, reset;
  input clk;
  reg q;
  assign q bar = \sim q;
  always @(negedge clk or negedge reset) begin
    if (reset == 0) q <= 0;
    else q <= data;</pre>
  end
endmodule
module ripple_counter_str (A, reset, count);
  output
           [3:0] A;
  input
           reset, count;
            d3, d2, d1, d0;
  wire
           [3:0] A:
  wire
  df reset FF0 (.q(A[0]), .q bar(d0), .data(d0), .reset(reset), .clk(count));
  df_reset FF1 (.q(A[1]), .q_bar(d1), .data(d1), .reset(reset), .clk(A[0]));
  df_reset FF2 (.q(A[2]), .q_bar(d2), .data(d2), .reset(reset), .clk(A[1]));
  df_reset FF3 (.q(A[3]), .q_bar(d3), .data(d3), .reset(reset), .clk(A[2]));
endmodule
```

6-3 RIPPLE COUNTERS

Time

module tb_ripple;

reg count, reset; wire [3:0] A_s, A_b;

```
ripple_counter_str DUT_S (.A(A_s), .reset(reset), .count(count));
              ripple_counter_behav DUT_B (.A(A_b), .reset(reset), .count(count));
              initial begin
                count = 0; reset = 0;
                #10 reset = 1:
                #10 count = 1:
                #10 count = 0;
                #10 count = 1;
                #10 count = 0;
                #10 count = 1;
                #10 count = 0;
                #10 count = 1;
Signals
                   Waves
                                                                         100 ns
     count
     reset
A_s[3:0]
A_b[3:0]
```

6-3 RIPPLE COUNTERS

```
module tb_ripple;
  reg    count, reset;
  wire [3:0] A_s, A_b;

ripple_counter_str DUT_S (.A(A_s), .reset(reset), .count(count));
  ripple_counter_behav DUT_B (.A(A_b), .reset(reset), .count(count));

initial begin
  count = 0;  reset = 0;
  #10 reset = 1;
  #10 count = 1;
  #10 count = 0;
  #10 count = 1;
```

