
6 Registers and Counters


6-1 REGISTERS

Register- a group of binary cells suitable for holding binary information.




- □Clock=0 -> 1 : input information transferred
- □Clock=0 : unchanged
- □Clear=0 : clearing the register to all 0's prior to its clocked operation.

Register with Parallel Load



- □Clock=0->1 : input information
 - -> loading
- □Clock=0 or 0->1 or 1: the content of the register -> unchanged
- □Load input=1 : the I inputs are transferred into the register


Register with Parallel Load




□Load input=0; maintain the content of the register

6-2 SHIFT REGISTERS

Shift register-capable of shifting its binary information in one or both directions



The simplest shift register



Serial-Transfer Example

Timing pulse	Shift register A	Shift register B	Serial output of B
Initial value	1011	0010	0
After T ₁	1101	1001	1
After T ₂	1110	1 1 0 0	0
After T ₃	0111	0 1 1 0	0
After T ₄	1 0 1 1	1011	1


Serial Transfer SOSISISO1011 0011 CLKCLKClock Shift control (a) Block diagram

Serial Transfer SOSISISO1101 1001 CLKCLKClock Shift control (a) Block diagram

Serial Transfer SOSISISO**1110 1**100 CLKCLKClock Shift control (a) Block diagram


Serial Transfer SOSISISO0111 0110 CLKCLKClock Shift control (a) Block diagram


Serial Transfer SOSISISO1011 1011 CLKCLKClock Shift control (a) Block diagram





Operation


- □ calculate **A**+**B**
- ☐ The **SO** of **A** and **B** provide a pair of significant bits for the **FA**
- ☐ Output **Q** gives the input carry at **z**
- ☐ The shift-right control enables both registers and the carry flip-flop.
- ☐ The sum bit from **S** enters the leftmost flip-flop of **A**











State Table for Serial Adder

Present value of carry

Table 6-2 State Table for Serial Adder

Output carry

Present State	Inp	uts	Next State	Output	Flip-Flop Inputs		
Q	X y		Q	S	JQ	K _Q	
0	0	0	0	0	0	X	
0	0	1	0	1	0	X	
0	1	0	0	1	0	X	
0	1	1	1	0	1	X	
1	0	0	0	1	X	1	
1	0	1	1	0	X	0	
1	1	0	1	0	X	0	
1	1	1	1	1	X	0	

$$JQ = xy$$

$$KQ = x'y' = (x+y)'$$

$$S = x \oplus y \oplus Q$$

By k-map

Second form of Serial Adder








Fig. 6-6 Second form of Serial Adder











6-3 RIPPLE COUNTERS



6-3 RIPPLE COUNTERS



Count sequence for a binary Counter

Complement Ao	Ao will go from 1 to 0 and complement A ₁ Ao will go from 1 to 0 and complement A ₁ ; A ₁ will go from 1 to 0 and complement A ₂ Ao will go from 1 to 0 and complement A ₁

BCD Ripple Counter







Fig. 6-9 State Diagram of a Decimal BCD-Counter



BCD Ripple Counter



29




Fig. 6-9 State Diagram of a Decimal BCD-Counter




Fig. 6-10 BCD Ripple Counter

BCD Ripple Counter

operation

- 1. Q₁ is complemented on the negative edge of every count pulse.
- 2. Q_2 is complemented if $Q_8=0$ and Q_1 goes from 1 to 0. Q_2 is cleared if $Q_8=1$ and Q_1 goes from 1 to 0.
- 3. Q₄ is complemented when Q₂ goes from 1 to 0.
- 4 .Q $_8$ is complemented when $Q_4Q_2=11$ and Q_1 goes from 1 to 0. Q_8 is cleared if either Q_4 or Q_2 is 0 and Q_1 goes from 1 to 0

Three-Decade Decimal BCD Counter




Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter

☐ To count from 0 to 999, We need a three-decade counter.

6-4 SYNCHRONOUS COUNTERS




Fig. 6-12 4-Bit Synchronous Binary Counter

- ☐ The first stage A₀ has its J and K equal to 1 if the counter is enabled .
- □The other **J** and **K** inputs are equal to **1** if all previous low-order bits are equal to **1** and the count is enabled.
- □ **A**₀ = 1이면, 클럭의 상승에지가 발생할 때 마다, **A**₁ 의 값은 반전된다.






Fig. 6-13 4-Bit Up-Down Binary Counter








Fig. 6-13 4-Bit Up-Down Binary Counter

BCD Counter

Table 6-5 State Table for BCD Counter

Present State			Next State			Output	Flip-Flop Inputs					
Q_8	Q_4	Q ₂	Q ₁	Q ₈	Q ₄	Q ₂	Q ₁	у	TQ ₈	TQ ₄	TQ ₂	TQ ₁
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1

$$TQ1 = 1$$

$$TQ2 = Q'8Q1$$

$$TQ4 = Q2Q1$$

$$TQ8 = Q8Q1 + Q4Q2Q1$$

$$y = Q8Q1$$





Fig. 6-14 4-Bit Binary Counter with Parallel Load


□Input **load** control=1; disables the count sequence, data transfer


$$J_i = I_i$$

$$K_i = \sim I_i$$

$$A_i = I_i$$







BCD COUNTER using Binary Counter with Parallel Load






Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

- ☐The **AND** gate detects the occurrence of state **1001(9)** in the output. In this state, the load input is enabled and all-0's input is loaded into register.
- ☐ The **NAND** gate detects the count of **1010(10)**, as soon as this count occurs the register is **cleared**.
- ☐ A momentary **spike** occurs in output A2 as the count goes from **1001** to **1010** and immediately to 0000

6-5 OTHER COUNTERS





Except **011**,**111**

State Table for Counter




Fig. 6-16 Counter with Unused States

Present State			Next State			Flip-Flop Inputs					
Α	В	С	A	В	С	JA	KA	J ₀	Kg	lç	Kc
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

Ring Counter





Fig. 6-17 Generation of Timing Signals

- ☐ A circular sift register with only one flip-flop being set at any particular time. ; all others are cleared.
- □**The single bit** is shifted from one flip-flop to the other.

Johnson Counter



(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

☐ A circular shift register with the complement output of the last flip-flop connected to the input of the first flip-flop.