
CSCE 410/611 Operating Systems Spring 2022

Homework for Week 3

(Due Date: Check Canvas)

1. [4] Consider a buddy system with 5 different segment sizes (20through 24). Assume a sequence of requests of the following sizes is made: 1, 2, 4, 2. Show the memory layout, including the freelists, after all requests have been accommodated.

**



2. A computer system has a 36-bit virtual address space with a page size of 8K, and 4 bytes per page table entry.

(a) How many pages are in the virtual address space?

(b) What is the maximum size of addressable physical memory in this system?

(c) If the average process size is 8GB, would you use a one-level, two-level, or three-level page table? Why?

(d) Compute the average size of a page table in question 3 above.

1. 36-13 = 23, pages 2^(23)
2. 36-4 = 32, and 32 + 13 = 2^45 maximum addressable physical memory
3. I would use a two level page table as both 2 level and 3 level have the same resulting mb storage thus a two level allows for the same results with less overhead.
   1. 
4. Level 1 = 32 MB

Level 2 = 4 MB

Level 3 = 4 MB

3. In a 32-bit machine we subdivide the virtual address into 4 segments as follows:

| 10-bit | 8-bit | 6-bit | 8-bit |
| --- | --- | --- | --- |


We use a 3-level page table, such that the first 10-bit are for the first level and so on.

(a) What is the page size in such a system?

2^8 = 256


(b) What is the size of a page table for a process that has 256K of memory starting at address 0?

1024(2) + 256(2) + 16(64)(2) = 4608



(c) What is the size of a page table for a process that has a code segment of 48K starting at address 0x1000000, a data segment of 600K starting at address 0x80000000 and a stack segment of 64K starting at address 0xf0000000 and growing upward (like in the PA-RISC of HP)?

1024(2) + 256(3)(2) + 64(38+4+3)2 = 9344 bytes



4. In a 32-bit machine we subdivide the virtual address into 4 pieces as follows:

| 8-bit | 4-bit | 8-bit | 12-bit |
| --- | --- | --- | --- |


We use a 3-level page table, such that the first 8 bits are for the first level and so on. Physical addresses are 44 bits and there are 4 protection bits per page. Answer the following questions, showing all the steps you take to reach the answer. A simple number will not receive any credit.

(a) What is the page size in such a system? Explain your answer (a number without justi fication will not get any credit).

2^(12) this is the virtualized memory so 4095.

(b) How much memory is consumed by the page table and wasted by internal fragmentation for a process that has 64K of memory starting at address 0?

The page table consumes 4224 bits, and 0 is wasted by a process that has 64k of memory starting at 0.




(c) How much memory is consumed by the page table and wasted by internal fragmentation for a process that has a code segment of 48K starting at address 0x1000000, a data segment of 600K starting at address 0x80000000 and a stack segment of 64K starting at address 0xf0000000 and growing upward (towards higher addresses)?

48k = 12 pages

600k = 150 pages

64kb = 16 pages



5. A computer system has a page size of 1,024 bytes and maintains the page table for each process in main memory. The overhead required for doing a lookup in the page table is 500 ns. To reduce this overhead, the computer has a TLB that caches 32 virtual pages to physical frame mappings. A TLB lookup requires 100ns. What TLB hit-rate is required to ensure an average virtual address translation time of 200ns?

200 = 100x + (1-x)600

200 = -500x + 600

-400 = -500x

X = 0.8

References

[1] A. Silberschatz, P. Galvin, and G. Gagne, *Applied Operating Systems Concepts*, John Wiley & Sons, Inc., New York, NY, 2000.

[2] Deitel, Deitel, and Choffnes, *Operating Systems*, Pearson / Prentice Hall, 2004. [3] A. S. Tanenbaum, *Modern Operating Systems*, Pearson / Prentice Hall, 2008. [4] L. F. Bic, A. C. Shaw, *Operating Systems Principles*, Prentice Hall 2003. [5] C. Crowley, *Operating Systems, A Design-Oriented Approach*, Irwin 1997. [6] M. Herlihy, N. Shavit, *The Art of Multiprocessor Programming*, Elsevier, 2008

2