# **Coverage Report for FBFunctions**

## **Table of Contents**

- 1. Analysis Information
- 2. Tests
- 3. Summary
- 4. Details

## **Analysis Information**

#### **Model Information**

Model version 1.68

Author hiterd

Last saved Sun Feb 03 22:17:33 2019

#### **Harness** information

Harness model(s) FBFunctions Harness XOR

Harness model owner FBFunctions

## **Simulation Optimization Options**

Default parameter behavior tunable

Block reduction forced off

Conditional branch optimization on

## **Coverage Options**

Analyzed model FBFunctions Harness XOR/XOR DUPLEX

Logic block short circuiting off

MCDC mode masking

## **Tests**

Test# Started execution Ended execution

# **Summary**

Model Hierarchy/Complexity		Test 1			
		Decision	Condition	MCDC	Execution
1. XOR_DUPLEX	24	95%	97%	71%	99%
2 <u>State Comparator</u>	1	50%	100%	NA	80%
3 <u>Compare To Zero</u>		NA	100%	NA	100%
4 <u>XOR</u>	11	100%	98%	75%	100%
52 val_shift_register	4	NA	NA	NA	100%
6 <u>Data 1</u>	1	NA	NA	NA	100%
7 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
8 <u>Data 2</u>	1	NA	NA	NA	100%
9 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
10 <u>Type 1</u>	1	NA	NA	NA	100%
11 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
12 <u>Type 2</u>	1	NA	NA	NA	100%
13 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
14 <u>TypeCheck2T2D</u>	1	100%	100%	20%	100%
15 <u>code_type_bit</u>		NA	NA	NA	100%
16 <u>cond_generate_error_code</u>	1	100%	NA	NA	100%
17 <u>code_no_error</u>		NA	NA	NA	100%
18 <u>isType1</u>		NA	100%	NA	100%
19 <u>isType</u>		NA	100%	NA	100%
20 <u>typeMask</u>		NA	NA	NA	100%
21 <u>isType1</u>		NA	100%	NA	100%
22 <u>typeMask</u>		NA	NA	NA	100%
23 <u>isType2</u>		NA	100%	NA	100%
24 <u>isType</u>		NA	100%	NA	100%
25 <u>typeMask</u>		NA	NA	NA	100%
26 <u>isType1</u>		NA	100%	NA	100%
27 <u>typeMask</u>		NA	NA	NA	100%
28 <u>isTypeMatch2</u>		NA	100%	NA	100%
29 <u>typeMask</u>		NA	NA	NA	100%
30 <u>typeMask1</u>		NA	NA	NA	100%
31 <u>Unit Delay Enabled Resettable</u> <u>Synchronous8</u>	1	NA	NA	NA	100%
32 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%

33 <u>Unit Delay Enabled Resettable</u> Synchronous9	1	NA	NA	NA	100%	
34 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%	
35 <u>bool type</u>		NA	NA	NA	100%	
36 boolToSafebool	1	100%	NA	NA	100%	
37 <u>safebool false</u>		NA	NA	NA	100%	
38 <u>safebool true</u>		NA	NA	NA	100%	
39 <u>isType</u>		NA	100%	NA	100%	
40 <u>typeMask</u>		NA	NA	NA	100%	
41 <u>safebool type</u>		NA	NA	NA	100%	
42 <u>safebool type1</u>		NA	NA	NA	100%	
43 <u>safeboolToBool1</u>		NA	100%	NA	100%	
44 <u>safebool true</u>		NA	NA	NA	100%	
45 <u>safeboolToBool2</u>		NA	50%	NA	100%	
46safebool true		NA	NA	NA	100%	
47 <u>safeboolToBool3</u>		NA	100%	NA	100%	
48 <u>safebool true</u>		NA	NA	NA	100%	
49 <u>XOR1</u>	11	100%	98%	75%	100%	
50 <u>2 val shift register</u>	4	NA	NA	NA	100%	
51 <u>Data 1</u>	1	NA	NA	NA	100%	
52 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%	
53 <u>Data 2</u>	1	NA	NA	NA	100%	
54 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%	
55 <u>Type 1</u>	1	NA	NA	NA	100%	
56 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%	
57 <u>Type 2</u>	1	NA	NA	NA	100%	
58 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%	
59 <u>TypeCheck2T2D</u>	1	100%	100%	20%	100%	
60 <u>code_type_bit</u>		NA	NA	NA	100%	
61 <u>cond_generate_error_code</u>	1	100%	NA	NA	100%	
62 <u>code no error</u>		NA	NA	NA	100%	
63 <u>isType1</u>		NA	100%	NA	100%	
64 <u>isType</u>		NA	100%	NA	100%	
65		NA	NA	NA	100%	
66 <u>isType1</u>		NA	100%	NA	100%	
67		NA	NA	NA	100%	
68 <u>isType2</u>		NA	100%	NA	100%	
69 <u>isType</u>		NA	100%	NA	100%	
70 <u>typeMask</u>		NA	NA	NA	100%	

71 <u>isType1</u>		NA	100%	NA	100%
72 <u>tvpeMask</u>		NA	NA	NA	100%
73 <u>isTypeMatch2</u>		NA	100%	NA	100%
74 <u>typeMask</u>		NA	NA	NA	100%
75 <u>typeMask1</u>		NA	NA	NA	100%
76 <u>Unit Delay Enabled Resettable</u> <u>Synchronous8</u>	1	NA	NA	NA	100%
77 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
78 <u>Unit Delay Enabled Resettable</u> <u>Synchronous9</u>	1	NA	NA	NA	100%
79 <u>Unit Delay Enabled Resettable</u>	1	NA	NA	NA	100%
80 <u>bool type</u>		NA	NA	NA	100%
81 <u>boolToSafebool</u>	1	100%	NA	NA	100%
82 <u>safebool false</u>		NA	NA	NA	100%
83 <u>safebool true</u>		NA	NA	NA	100%
84 <u>isType</u>		NA	100%	NA	100%
85 <u>typeMask</u>		NA	NA	NA	100%
86 <u>safebool type</u>		NA	NA	NA	100%
87 <u>safebool type1</u>		NA	NA	NA	100%
88 <u>safeboolToBool1</u>		NA	100%	NA	100%
89 <u>safebool true</u>		NA	NA	NA	100%
90 <u>safeboolToBool2</u>		NA	50%	NA	100%
91 <u>safebool true</u>		NA	NA	NA	100%
92 <u>safeboolToBool3</u>		NA	100%	NA	100%
93 <u>safebool true</u>		NA	NA	NA	100%
94 combine error codes		NA	NA	NA	100%

## **Details**

## 1. SubSystem block "XOR\_DUPLEX"

Child Systems: State Comparator, XOR, XOR1, combine\_error\_codes

Metric	Coverage (this object)	Coverage (inc. descendants)
Cyclomatic Complexity	1	24
Condition	NA	97% (144/148) condition outcomes
Decision	NA	95% (21/22) decision outcomes
MCDC	NA	71% (24/34) conditions reversed the outcome
Execution	NA	99% (114/115) objective outcomes

#### Logic block "Logical Operator"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX

Uncovered Links:

Metric Coverage

Cyclomatic Complexity 0

Condition 50% (2/4) condition outcomes

MCDC 0% (0/2) conditions reversed the outcome

Execution 100% (1/1) objective outcomes

#### **Conditions analyzed**

Description	True	False
input port 1	187	0
input port 2	187	0

#### MC/DC analysis (combinations in parentheses did not occur)

<b>Decision/Condition</b>	True Out	False Out
expression for output		
input port 1	TT	(FT)
input port 2	TT	(T <b>F</b> )

#### **Full Coverage**

# Model Object Metric

Relational Operator block "Relational Operator" Condition, Execution

Constant block "Num Ins" Execution

Constant block "Num Outs" Execution

Constant block "fb num constant" Execution

### 2. SubSystem block "State Comparator"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX

**Child Systems:** Compare To Zero

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 0

Condition NA 100% (14/14) condition outcomes

Decision NA 50% (1/2) decision outcomes Execution NA 80% (4/5) objective outcomes

#### Switch block "Switch1"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/State Comparator

Uncovered Links: ←▶

**Metric** Coverage

Cyclomatic Complexity 1

Decision 50% (1/2) decision outcomes Execution 100% (1/1) objective outcomes

**Decisions analyzed** 

logical trigger input	50%
false (output is from 3rd input port)	0/187
true (output is from 1st input port)	187/187

#### Constant block "Constant1"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/State Comparator

Uncovered Links:

Metric Coverage

Cyclomatic Complexity 0

Execution 0% (0/1) objective outcomes

#### **Full Coverage**

Model Object Metric

Sum block "Sum of Elements" Execution

Relational Operator block "Relational Operator" Condition, Execution

## 3. SubSystem block "Compare To Zero"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/State Comparator

Metric	<b>Coverage (this object)</b>	Coverage (inc. descendants)
Cyclomatic Complexity	0	0
Condition	NA	100% (2/2) condition outcomes
Execution	NA	100% (1/1) objective outcomes

#### **Full Coverage**

Model Object Metric

Relational Operator block "Compare" Condition, Execution

## 4. SubSystem block "XOR"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX

2\_val\_shift\_register, TypeCheck2T2D, Unit Delay Enabled Resettable

Child Systems:

Synchronous8, Unit Delay Enabled Resettable Synchronous9, bool type,

healTaSafahaal isTyrna, and sheal tyrna and sheal Tyrna

boolToSafebool, isType, safebool type, safebool type1, safeboolToBool1,

safeboolToBool2, safeboolToBool3

Metric	Coverage (this object)	<b>Coverage (inc. descendants)</b>
Cyclomatic Complexity	0	11
Condition	NA	98% (63/64) condition outcomes
Decision	NA	100% (10/10) decision outcomes
MCDC	NA	75% (12/16) conditions reversed the outcome
Execution	NA	100% (52/52) objective outcomes

#### Logic block "Logical Operator3"

Justify or Exclude

#### Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR

Metric Coverage

Cyclomatic Complexity 0

Condition 100% (4/4) condition outcomes

MCDC <u>see Logical Operator</u>

Execution 100% (1/1) objective outcomes

#### **Full Coverage**

Model Object	Metric
Logic block "Logical Operator"	Condition, MCDC, Execution
Logic block "Logical Operator1"	Condition, MCDC, Execution
Logic block "Logical Operator2"	Condition, MCDC, Execution
Logic block "Logical Operator4"	Condition, MCDC, Execution
Logic block "Logical Operator5"	Condition, MCDC, Execution
Logic block "Logical Operator6"	Condition, Execution
Switch block "Switch"	Decision, Execution
Switch block "Switch1"	Decision, Execution
Switch block "Switch2"	Decision, Execution
Constant block "Constant"	Execution
Constant block "Constant1"	Execution

## 5. SubSystem block "2 val shift register"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR

Child Systems: Type 1, Type 2, Data 1, Data 2

Metric	Coverage (this object)	Coverage (inc. descendants)
Cyclomatic Complexity	0	4
Execution	NA	100% (4/4) objective outcomes

## 6. SubSystem block "Data 1"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register

Child Systems: Unit Delay Enabled Resettable

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 0

Execution NA 100% (1/1) objective outcomes

### 7. SubSystem block "Unit Delay Enabled Resettable"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register/Data

1

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 1

Execution NA 100% (1/1) objective outcomes

#### **Full Coverage**

Model Object Metric

Delay block "Enabled Resettable Delay" Execution

## 8. SubSystem block "Data 2"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register

Child Systems: Unit Delay Enabled Resettable

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 0

Execution NA 100% (1/1) objective outcomes

## 9. SubSystem block "Unit Delay Enabled Resettable"

Justify or Exclude

Parent: FBFunctions\_Harness\_XOR/XOR\_DUPLEX/XOR/2\_val\_shift\_register/Data

2

Metric	Coverage (this object)	<b>Coverage (inc. descendants)</b>

Cyclomatic Complexity 1

Execution NA 100% (1/1) objective outcomes

#### **Full Coverage**

Model Object Metric

Delay block "Enabled Resettable Delay" Execution

## 10. SubSystem block "Type 1"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register

Child Systems: Unit Delay Enabled Resettable

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 0

Execution NA 100% (1/1) objective outcomes

## 11. SubSystem block "Unit Delay Enabled Resettable"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register/Type

arent: 1

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 1

Execution NA 100% (1/1) objective outcomes

### **Full Coverage**

Model Object Metric

Delay block "Enabled Resettable Delay" Execution

## 12. SubSystem block "Type 2"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register

Child Systems: Unit Delay Enabled Resettable

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 0

Execution NA 100% (1/1) objective outcomes

### 13. SubSystem block "Unit Delay Enabled Resettable"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/2 val shift register/Type

,

Metric Coverage (this object) Coverage (inc. descendants)

Cyclomatic Complexity 1

Execution NA 100% (1/1) objective outcomes

#### **Full Coverage**

Model Object Metric

Delay block "Enabled Resettable Delay" Execution

## 14. SubSystem block "TypeCheck2T2D"

Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR

Child Systems: code type bit, cond generate error code, isType1, isType2,

isTypeMatch2

Metric	Coverage (this object)	Coverage (inc. descendants)
Cyclomatic Complexity	0	1
Condition	NA	100% (30/30) condition outcomes
Decision	NA	100% (2/2) decision outcomes
MCDC	NA	20% (1/5) conditions reversed the outcome
Execution	NA	100% (20/20) objective outcomes

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/TypeCheck2T2D

Metric Coverage

Cyclomatic Complexity 0

Condition 100% (2/2) condition outcomes

MCDC <u>see Logical Operator 1</u>

Execution 100% (1/1) objective outcomes

#### Logic block "Logical Operator1"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/TypeCheck2T2D

Uncovered Links: ←▶

Metric Coverage

Cyclomatic Complexity 0

Condition 100% (6/6) condition outcomes

MCDC 20% (1/5) conditions reversed the outcome

Execution 100% (1/1) objective outcomes

## MC/DC analysis (combinations in parentheses did not occur)

Includes 6 blocks

Decision/Condition	True Out	False Out
(~C1    ~(C2    C3))    ~(C4    C5)		
C1 (Logical Operator In1)	FTFFT	TTFTF
C2 (Logical Operator In1)	(TFFTF)	TTFTF
C3 (Logical Operator In2)	(TFFTT)	TFTFT
C4 (Logical Operator In1)	(TTFFF)	TTFTF
C5 (Logical Operator In2)	(TTTFF)	TFTFT

#### Logic block "Logical Operator2"

#### Justify or Exclude

Parent: FBFunctions Harness XOR/XOR DUPLEX/XOR/TypeCheck2T2D

Metric Coverage

Cyclomatic Complexity 0

Condition 100% (2/2) condition outcomes

MCDC <u>see Logical Operator1</u>

Execution 100% (1/1) objective outcomes

## Logic block "Logical Operator3"

Justify or E