

PIN NAMES


<u>S</u>	Common Select Input
E	Enable (Active LOW) Input
$l_{0a} - l_{0d}$	Data Inputs from Source 0
l _{1a} -l _{1d}	Data Inputs from Source 1
$Z_a - Z_d$	Multiplexer Outputs (Note b


PIN NAMES

CP	Clock (Active HIGH Going Edge) Input
D_0-D_7	Data Inputs
MR	Master Reset (Active LOW) Input
Q_0-Q_7	Register Outputs (Note b)

PIN NAMES

PE	Parallel Enable (Active LOW) Input
$P_0 - P_3$	Parallel Inputs
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
SR	Synchronous Reset (Active LOW) Inpu
$Q_0 - Q_3$	Parallel Outputs (Note b)
TC	Terminal Count Output (Note b)





PIN NAMES

$A_0 - A_2$	
E ₁ , E ₂	
<u>E</u> 3 _	
00-07	


Address Inputs Enable (Active LOW) Inputs Enable (Active HIGH) Input Active LOW Outputs (Note b)


PIN NAMES

A₀, A₁ $O_0 - O_3$ Address Inputs Enable (Active LOW) Input Active LOW Outputs (Note b)

PIN NAMES


Operand A Inputs A_1-A_4 B₁-B₄ Operand B Inputs C₀ Carry Input Sum Outputs (Note b) $\Sigma_1 - \Sigma_4$ Carry Output (Note b) 8





74LS245

INPUTS		ОИТРИТ			
Е	DIR	001701			
L	L	Bus B Data to Bus A			
L	Н	Bus A Data to Bus B			
Н	X	Isolation			



74LS189

PIN NAMES	DESCRIPTION	
A ₀ — A ₃ CS WE D ₁ — D ₄ O 1 — O 4	Address Inputs Chip Select Input (Active LOW) Write Enable Input (Active LOW) Data Inputs Inverted Data Outputs	

74138 3 to 8 decoder **7400** NAND 74139 Dual 2-line to 4-line decoder **7402** NOR 74157 Quad 2-line to 1-line multiplexer **7404** NOT 74161 4-bit synchronous binary counter **7408** AND 74189 64-bit RAM **7432** OR 74245 Octal bus transceiver **7476** JK 74273 Octal D flip-flop **7486** XOR

74283 4-bit binary full adder