8x8 analysis


Between Naive and tiled, there are quite a few differences. Particularly, when you see the Shared mem, L2, L1, and device mem statistics.

We see that in the naive, there is no shared memory usage, as expected.

In tiled, there is a lot more transfer of memory from L2 to L1 but the same vice versa. From the kernel, there is a lot less transfer of data through global, and a lot fewer bytes of data requested from L1 to Global. Device memory to L2 cache transfer is also different. Lesser data to L2 and more data to Device Mem.


There is a significant drop in hitrate for L1 Cache. And a slight improvement in hitrate for L2 cache. There are fewer actions and operations for sectors and wavefronts in the L1 Level. L2 Level also has more sector operations.

Tiled



						Shared Me	emory							
	Instructions	Requests	Wavefron	ts	% Pe	ak E	lank Conflicts							
Shared Load	718,740 (+inf%)	718,740 (+inf%)	862,488	(+inf%)	22.30	(+inf%)	0 (+0.00%)							
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)												
Shared Store	143,748 (+inf%)	143,748 (+inf%)	143,748			(+inf%)	0 (+0.00%)							
Shared Atomic	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (4	+0.00%)	0 (+0.00%)							
Other	-		84,810 (+1,7		(+1,73	2.19 39.00%)	0 (+0.00%)							
Total	862,488 (+inf%)	862,488 (+inf%)		091,046 95.29%)	(+23,55	28.21 58.05%)	0 (+0.00%)							
						L1/TEX C	ache							
	Instructions	Requests	Wavefro		% P		Sectors	Sectors/Req	Hit Rate	Bytes	(10.00%)	Sector Miss	ses to L2	% Peak *
LUCAI LUAU	0 (10.00%)	0 (10.00%)		(10.00%)	0 1	(10.00%)	0 (10.00%)			·	(10.00%)		+109.44%)	(+1
Global Load	135,168 (-87.11%)	135,168 (-87.11%)	135,168	(-87.11%)	3.49 (-87.08%)	536,853 (-74.40%)	3.97 (+98.59%)		17,179,296	(-74.40%)			(*1
Surface Load	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%		0	(+0.00%)		(±0.00%)	0 (
Texture Load	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
Global Store	2,048 (+0.00%)	2,048 (+0.00%)	2,048	(+0.00%)	0.05	(+0.27%)	8,192 (+0.00%)	4 (+0.00%	13.13 (+15.95%)	262,144	(+0.00%)	8,192	(+0.00%)	0.21 (
Local Store	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)			
Surface Store	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
Global Reduction	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
DSMEM Reduction												0	(+0.00%)	0 (
Surface Reduction	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
Global Atomic ALU Global Atomic CAS	0 (+0.00%) 0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
Surface Atomic ALU Surface Atomic CAS	0 (+0.00%) 0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (
Loads	135,168 (-87.11%)	135,168 (-87.11%)	135,168	(-87.11%)	3.49 (-87.08%)	536,853 (-74.40%)	3.97 (+98.59%)		17,179,296	(-74.40%)	470,972 (+109.44%)	(+1
Stores	2,048 (+0.00%)	2,048 (+0.00%)	2,048	(+0.00%)	0.05 ((+0.27%)	8,192 (+0.00%)	4 (+0.00%)) 13.13 (+15.95%)	262,144	(+0.00%)	8,192	(+0.00%)	0.21 (
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0 ((+0.00%)	0 (+0.00%)	0 (+0.00%		0	(+0.00%)	0	(+0.00%)	0 (
								3.97						
Total	137,216 (-86.94%)	137,216 (-86.94%)	137,216	(-86.94%)	3.55 (-86.90%)	545,045 (-74.11%)	(+98.22%)	(-85.57%)	17,441,440	(-/4.11%)	4/9,164 (+105.59%)	(+1
						L2 Cac	he							
LI/IEA LUdu	Requests	Sectors	Sectors/Req	% Pe:	ak (7.30%)	Hit Rate (+3.99%)	Bytes (10,100,200 (1	107.07.07	Throughput			to Device Sec		o System
L1/TEX Store	8,128 (+98,44%)	8,192 (+0.00%)	1.01 (-49.61%)	0.18 (-		100 (+0.00%)	262 144	(+0.00%)	1,542,459,047.26	(-0.15%)	0	(+0.00%)	0	(+0.00%)
L1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Total	478,172 (+185.46%)	480,433 (+107.38%)	1.00 (-27.35%)	(+10	10.33 7.01%)	96.64 (+3.72%)	15,373,856 (+		90,459,988,702.69 (+	+107.06%)		(+0.00%)		(+0.00%)
ECC Total		8 (+0.00%)	-	0.00 (-		-	256	(+0.00%)	1,506,307.66	(-0.15%)	8	(+0.00%)		
GPU Total	477,820 (+185.51%)	480,642 (+103.60%)	1.01 (-28.69%)	(+10	10.34 (3.24%)	96.63 (+3.73%)	15,380,544 (+	103.60%)	90,499,340,990.40 (+	103.29%)	16,491	(-0.15%)	30	(+0.00%)

Naive



					Shared M	emory							
	Instructions	Requests	Wavefronts	% F	eak	Bank Conflicts							
Shared Load	0 (-100.00%)	0 (-100.00%)	0 (-100.00	e) 07	100.00%)	0 (+0.00%)							
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)	0 (-100.00	م) ٥(-	100.00%)	0 (10.00%)							
Shared Store	0 (-100.00%)	0 (-100.00%)	0 (-100.00	%) 0 (-1	100.00%)	0 (+0.00%)							
Shared Atomic	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)							
Other			4,624 (-94.55	%) 0.12 (-94.56%)	0 (+0.00%)							
Total	0 (-100.00%)	0 (-100.00%)	4,624 (-99.58	%) 0.12 (-99.58%)	0 (+0.00%)							
					L1/TEX C	ache							
	Instructions	Requests	Wavefronts		Peak	Sectors	Sectors/Req	Hit Rate	Byte	es	Sector Mis	ses to L2	% Peak *
Local Load	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	224.97	2 (-52.25%)	5.80 (-
Global Load	1,048,576 (+675.76%)	1,048,576 (+675.76%)	1,048,576 (+675.7	6%) (+	27.04 673.70%) 2,	.097,147 (+290.64%)	2.00 (-49.64%)	89.24 (+595.56%)	67,108,70	4 (+290.64%)	224,071	. (52.25%)	
Surface Load	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)		(+0.00%)	0 (
Texture Load	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	((+0.00%)	0 (
Global Store	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.0	0%) 0.05	(-0.27%)	8,192 (+0.00%)	4 (+0.00%)	11.33 (-13.75%)	262,1	44 (+0.00%)	8,192	2 (+0.00%)	0.21
Local Store	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)			
Surface Store	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)		(+0.00%)	0 (
Global Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	((+0.00%)	0 (
DSMEM Reduction											((+0.00%)	0 (
Surface Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	((+0.00%)	0 (
Global Atomic ALU Global Atomic CAS	0 (+0.00%) 0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)		(+0.00%)	0 (
Surface Atomic ALU Surface Atomic CAS	0 (+0.00%) 0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	((+0.00%)	0 (
Loads	1,048,576 (+675.76%)	1,048,576 (+675.76%)	1,048,576 (+675.7	6%) (+	27.04 2, 673.70%) 2,	097,147 (+290.64%)	2.00 (-49.64%)	89.24 (+595.56%)	67,108,70	4 (+290.64%)	224,872	2 (-52.25%)	5.80 (-
Stores	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.0		(-0.27%)	8,192 (+0.00%)	4 (+0.00%)	11.33 (-13.75%)	262,1	44 (+0.00%)	8,192	(+0.00%)	0.21
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)		(+0.00%)	0 (=
Total	1 050 624 (+665 67%)	1 050 624 (+665 67%)	1 050 624 (+665 6	7%1	27.09 2	105 220 (+286 27%)	2 00 (-40 55%)	88.93	67 370 9/	ደ /+ 2 ደ6 27%)	233.06/	(.51 26%)	6.01 /.
					L2 Cad	he							
LI/ IEA LUdU	Requests (104.47.49)	Sectors (-51.05%)		% Peak	Hit Rate (-3.84%	Bytes /,427,130	(**************************************	Throughput		Sector Misses	to Device Sec	tor Misses 1	to System
L1/TEX Store	4,096 (-49.61%)	8,192 (+0.00%)		8 (+0.18%)	100 (+0.00%		(+0.00%)	1,544,785,970.21	(+0.15%)	0	(+0.00%)	0	(+0.00%)
L1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0.00%		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0.00%		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Reduction	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0.00%		(+0.00%)	0	(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Total	167,509 (-64.97%)	231,671 (-51.78%)	1.38 (+37.65%) 4.9	9 (-51.69%)	93.18 (-3.58%		(-51.78%)	43,686,781,067.32	(-51.71%)	16,384	(+0.00%)	0	(+0.00%)
ECC Total		8 (+0.00%)		0 (+0.18%)		- 256	(+0.00%)	1,508,580.05	(+0.15%)	8	(+0.00%)		
GPU Total	167,355 (-64.98%)	236,077 (-50.88%)	1.41 (+40.24%) 5.0	9 (-50.80%)	93.15 (-3.60%		(-50.88%)	44,517,631,529.32	(-50.81%)	16,515	(+0.15%)	30	(+0.00%)
4													Þ

16x16 analysis


Between Naive and tiled, there are quite a few differences. Particularly, when you see the Shared mem, L2, L1, and device mem statistics.

We see that in the naive, there is no shared memory usage, as expected.

In tiled, there is a lot more transfer of memory from L2 to L1 but the same vice versa. From the kernel, there is a lot less transfer of data through global, and a lot fewer bytes of data requested from L1 to Global. Device memory to L2 cache transfer is also different. Lesser data to L2 and more data to Device Mem.


There is a significant drop in hitrate for L1 Cache. And a slight improvement in hitrate for L2 cache. There are fewer actions and operations for sectors and wavefronts in the L1 Level. L2 Level also has fewer sector operations.

Tiled



					Shared Me	emory							
	Instructions	Requests	Wavefronts	% P	eak E	ank Conflicts							
Shared Load	786,080 (+inf%)	786,080 (+inf%)	943,296 (+inf%	32 19	(+inf%)	0 (+0.00%)							
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)											
Shared Store	78,608 (+inf%)	78,608 (+inf%)	78,608 (+inf%		(+inf%)	0 (+0.00%)							
Shared Atomic	0 (+0.00%)	0 (+0.00%)	0 (+0.00%		(+0.00%)	0 (+0.00%)							
Other	•	-	23,426 (+406.62%		35.67	0 (+0.00%)							
Total	864,688 (+inf%)	864,688 (+inf%)	(+22,506.62%		95.65%)	0 (+0.00%)							
					L1/TEX C	ache							
	Instructions	Requests	Wavefronts		Peak	Sectors	Sectors/Req	Hit Rate	Bytes		Sector Misses to		% Peak
Global Load	69,632 (-93.36%)	69,632 (-93.36%)	69,632 (-93.36	%) 2.38	(-91.13%)	276,126 (-86.83%)	3.97 (+98.28%)	15.17 (-83.00%)	8,836,032	(-86.83%)	238,674 (+5.:	23%)	8.15 (+
Surface Load	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 (+0.	00%)	0 (
Texture Load	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 (+0.	00%)	0 (
Global Store	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.00		(+33.57%)	8,192 (+0.00%)		3.96 (-61.79%)		(+0.00%)	8,192 (+0.	10%)	0.28 (+
ocal Store	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0,192 (10.	10%)	0.20 (1
Surface Store	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.	00%)	
Blobal Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.	00%)	
SMEM Reduction											0 (+0.	00%)	
Surface Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.	00%)	
Blobal Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	n	(+0.00%)	0 (+0.	10%)	0
Global Atomic CAS	0 (+0.00%)												
Surface Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.	00%)	0
Surface Atomic CAS	0 (+0.00%)	- (10.0010)	- (-0.00	,	(10.0010)	J (10.001)		<u> </u>		(+0.00-0)		,,,,	
.oads	69,632 (-93.36%)	69,632 (-93.36%)	69,632 (-93.36	%) 2.38	(-91.13%)	276,126 (-86.83%)	3.97 (+98.28%)	15.17 (-83.00%)	8,836,032	(-86.83%)	238,674 (+5.:	23%)	8.15 (1
Stores	2.048 (+0.00%)	2.048 (+0.00%)	2,048 (+0.00	%) 0.07 ((+33.57%)	8,192 (+0.00%)		3.96 (-61.79%)	262,144	(+0.00%)	8,192 (+0.	00%)	0.28 (+
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)	0 (+0.00		(+0.00%)	0 (+0.00%)		0 (+0.00%)	. 0	(+0.00%)	0 (+0.		o`
Total .	71,680 (-93.18%)	71,680 (-93.18%)	71,680 (-93.18	%) 2.45	(-90.89%)	284,318 (-86.50%)	3.97 (+97.94%)	14.85 (-83.31%)	9,098,176	(-86.50%)	246,866 (+5.		8.42 (+
							(
					L2 Cac	he							
	Requests	Sectors		Peak	Hit Rate	Bytes		Throughput	Sec	tor Misses to	Device Sector Mis	ses to	System
1/TEX Load	119,103 (-25.04%)	238,894 (+6.23%)	2.01 (+41.71%) 6.89	(+41.84%)	93.13 (+0.20%)	7,644,608	(+6.23%)	60,326,767,676.77	(+41.82%)	16,384 (+0.00%)	0 ((+0.00%)
.1/TEX Store	4,096 (+0.05%)	8,192 (+0.00%)	2 (-0.05%) 0.24	(+33.53%)	100 (+0.00%)	262,144	(+0.00%)	2,068,686,868.69	(+33.51%)	0 (+0.00%)	0 ((+0.00%)
.1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00%) 0	(+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 ((+0.00%)
.1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.00%) 0	(+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 ((+0.00%)
1/TEX Reduction	0 (+0.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (+0.00%)	0 ((+0.00%)
.1/TEX Total	123,610 (-25.36%)	245,622 (+6.21%)	1.99 (+42.30%) 7.09	(+41.82%)	93.37 (+0.30%)	7,859,904	(+6.21%)	62,025,757,575.76	(+41.79%)	16,384 (+0.00%)	0 ((+0.00%)
CC Total	-	8 (+0.00%)	- 0.00	(+33.53%)	-		(+0.00%)	2,020,202.02	(+33.51%)	8 (+0.00%)		
DI I Total	122 582 (-26 26%)	246 087 (+4 41%)	2.00 713	(+30 43%)	93.35	7 003 584	(+4.41%)	62 270 454 545 45	(+30 NU%)	16/100	(_{-0.10%})	23 (-35 55 <i>6</i> /

Naive



				SI	nared Me	emory								
	Instructions	Requests	Wavefronts	% Peak	E	Bank Conflicts								
Shared Load	0 (-100.00%)	0 (-100.00%)	0 (-100.00%	0 (-100.0	IN%)	0 (+0.00%)								
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)	0 (-100.00%	0 (-100.0	1070)	0 (10.00%)								
Shared Store	0 (-100.00%)	0 (-100.00%)	0 (-100.00%			0 (+0.00%)								
Shared Atomic	0 (+0.00%)	0 (+0.00%)	0 (+0.00%			0 (+0.00%)								
Other			4,624 (-80.26%			0 (+0.00%)								
Total	0 (-100.00%)	0 (-100.00%)	4,624 (-99.56%	0.12 (-99.6	7%)	0 (+0.00%)								
					1/TEX C									
	Instructions	Requests	Wavefronts	% Peal		Sectors	Secto	ors/Req	Hit Rate	Ву	/tes	Sector I	visses to L2	% Peal
Local Load	0 (+0.00%)	0 (+0.00%)	0 (+0.00			0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		.808 (-4.97%	5.80 (
Global Load	1,048,576 (+1,405.88%)	1,048,576 (+1,405.88%)	1,048,576 (+1,405.88	(+1,027	26.79 .41%) 2,0	097,149 (+659.49%)	2.00 ((-49.57%)	89.23 (+488.29%)	67,108,7	768 (+659.49%)		,000 (4.57%	5.55 (
Surface Load	0 (+0.00%)	0 (+0.00%)	0 (+0.009	ቴ) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%) 0
Texture Load	0 (+0.00%)	0 (+0.00%)	0 (+0.009	6) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%) 0
Global Store	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.00	6) 0.05 (-25	.13%)	8,192 (+0.00%)		(+0.00%)	10.35 (+161.73%)	262	,144 (+0.00%)	8,	192 (+0.00%	0.21 (
Local Store	0 (+0.00%)	0 (+0.00%)	0 (+0.00	ቴ) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)			
Surface Store	0 (+0.00%)	0 (+0.00%)	0 (+0.00	ቴ) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%	
Global Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00	ቴ) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%	
DSMEM Reduction													0 (+0.00%	
Surface Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.009	6) 0 (+0	.00%)	0 (+0.00%)		(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%) 0 (
Global Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00	s) 0 (+0	00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%) 0
Global Atomic CAS	0 (+0.00%)													
Surface Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.009	6) 0 (+0	.00%)	0 (+0.00%)	0	(+0.00%)	0 (+0.00%)		0 (+0.00%)		0 (+0.00%) 0
Surface Atomic CAS	0 (+0.00%)			1	26.79				89.23					
Loads	1,048,576 (+1,405.88%)	1,048,576 (+1,405.88%)	1,048,576 (+1,405.88	⁶⁾ (+1,027		097,149 (+659.49%)	2.00 ((-49.57%)	(+488.29%)	67,108,7	768 (+659.49%)	226	,808 (-4.97%	5.80 (
Stores	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.00			8,192 (+0.00%)		(+0.00%)	10.35 (+161.73%)	262	,144 (+0.00%)	8,	192 (+0.00%	
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)	0 (+0.00			0 (+0.00%)		(+0.00%)			0 (+0.00%)		0 (+0.00%) 0 (
	1 050 624 (+1 265 71%)	1 050 624 (+1 265 71%)	1 050 624 (+1 265 719		26.84	105 341 (+640 40%)	2 00 7	(%QN DN.)	88.93	67 270 0	12 (+640 40%)	256	NNN /_4 91%) euu (
					L2 Cac	he								
	Requests	Sectors	Sectors/Req %	Peak	Hit Rate	Bytes			Throughput		Sector Misses	to Device	Sector Misses	to System
L1/TEX Load	158,894 (+33.41%)	224,894 (-5.86%)	1.42 (-29.44%) 4.86	(-29.50%)	92.95 (-0.20%)		(-5.86	%)	42,537,166,635.14	(-29.49%)	16,384	(+0.00%)	0	(+0.00%)
L1/TEX Store	4,094 (-0.05%)	8,192 (+0.00%)	2.00 (+0.05%) 0.18	(-25.11%) 10	0 (+0.00%)	262,144	(+0.00	%)	1,549,460,941.93	(-25.10%)		(+0.00%)	0	(+0.00%)
L1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00%) 0	(+0.00%)	0 (+0.00%)		(+0.00	%)		(+0.00%)		(+0.00%)	0	(+0.00%)
L1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.00%) 0	(+0.00%)	0 (+0.00%)		(+0.00	%)		(+0.00%)		(+0.00%)	0	(+0.00%)
L1/TEX Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00%) 0	(+0.00%)	0 (+0.00%)		(+0.00	%)	0	(+0.00%)	0	(+0.00%)	0	(+0.00%)
L1/TEX Total	165,617 (+33.98%)	231,271 (-5.84%)	1.40 (-29.72%) 5.00	(-29.49%)	93.10 (-0.30%)		(-5.84	%)	43,743,332,702.86	(-29.48%)	16,384	(+0.00%)	0	(+0.00%)
ECC Total	-	8 (+0.00%)	- 0.00	(-25.11%)	-		(+0.00°	%)	1,513,145.45	(-25.10%)	8	(+0.00%)		-
CDI I Total	167 820 (+25 80%)	226.550 (_4.22%)	1 //1 (_20 //7%) 5 11	(<u>-</u> 28 27%)	93.06	7 560 888	(_A ??	ψ)	AA 7A2 521 8A6 0A	(.28 26%)	16 515	(+N 10%)	30	(+3U \13%)

32x32 analysis


Between Naive and tiled, there are quite a few differences. Particularly, when you see the Shared mem, L2, L1, and device mem statistics.

We see that in the naive, there is no shared memory usage, as expected.

In tiled, there is a lot less transfer of memory from L2 to L1 but the same vice versa. From the kernel, there is a lot less transfer of data through global, and a lot fewer bytes of data requested from L1 to Global. Device memory to L2 cache transfer is also different. Lesser data to L2 and also lesser data to Device Mem.


There is a significant drop in hitrate for L1 Cache. And a slight reduction of hitrate for L2 cache. There are fewer actions and operations for sectors and wavefronts in the L1 Level. L2 Level also has fewer sector operations.

Tiled



						Shared M	emory							
	Instructions	Requests	Wavefron	te	% P		Bank Conflicts							
Shared Load	933,120 (+inf%)	933,120 (+inf%)												
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)	1,119,744	(+inf%)	28.86	(+inf%)	0 (+0.00%)							
Shared Store	46,656 (+inf%)	46.656 (+inf%)	46.656	(+inf%)	1.20	(+inf%)	0 (+0.00%)							
Shared Atomic	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)							
Other			16,434 (+2	55.41%)	0.42 (+2	258.52%)	0 (+0.00%)							
Fotal	979,776 (+inf%)	979,776 (+inf%)		,182,834 (80.32%)	(+25.7	30.49 704.28%)	0 (+0.00%)							
						L1/TEX	Cache							
	Instructions	Requests	Wavefro	nts		Peak	Sectors	Sectors/Reg	Hit Rate	Bytes		Sector Mi	sses to L2	% Pe
Local Load	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		(+0.00%)	1454	0 /05 0100	2 24
Global Load	36,864 (-96.48%)	36,864 (-96.48%)	36,864	(-96.48%)	0.95	(-96.45%)	147,456 (-92.97%)	4 (+100.00%)	1.48 (-98.35%)	4,718,592	(-92.97%)	145,12	0 (-35.91%)	3.74
Surface Load	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	
Texture Load	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	
Global Store	2,048 (+0.00%)	2,048 (+0.00%)	2,048	(+0.00%)	0.05	(+0.88%)	8,192 (+0.00%)	4 (+0.00%)	0 (-100.00%)	262,144	(+0.00%)	0.10	2 (+0.00%)	0.21
Local Store	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0,1	2 (+0.00%)	0.21
Surface Store	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	
Global Reduction	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	
DSMEM Reduction													0 (+0.00%)	
Surface Reduction	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	
Global Atomic ALU	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (+0.00%	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	0
Global Atomic CAS	0 (+0.00%)													
Surface Atomic ALU	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)	0	(+0.00%)	0 (+0.00%	0 (+0.00%)	0 (+0.00%)	0	(+0.00%)		0 (+0.00%)	0
Surface Atomic CAS	0 (+0.00%)													
Loads	36,864 (-96.48%)	36,864 (-96.48%)		(-96.48%)		(-96.45%)	147,456 (-92.97%		1.48 (-98.35%)		(-92.97%)		0 (-35.91%)	3.74
Stores	2,048 (+0.00%)	2,048 (+0.00%)		(+0.00%)		(+0.88%)	8,192 (+0.00%)		0 (-100.00%)		(+0.00%)	8,19	2 (+0.00%)	0.21
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)		(+0.00%)		(+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		(+0.00%)		0 (+0.00%)	
						L2 Ca								
	Requests	Sectors	Sectors/Req	% P€	ak	Hit Rate	Bytes		Throughput	Sec	tor Misses	to Device Se	ctor Misses t	to Systen
L1/TEX Load	36,417 (-77.39%)	145,544 (-35.88%)	4.00 (+183.54%)	3.14 (-		88.8 (-4.34%	4,657,408		27,461,132,075.47			(+0.00%)		(+0.00%
L1/TEX Store	2,048 (-49.98%)	8,192 (+0.00%)	4 (+99.90%)		(-0.43%)	100 (+0.00%		(+0.00%)	1,545,660,377.36			(+0.00%)		(+0.009
_1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		+0.00%)	0 (+0.00%		(+0.00%)		(+0.00%)		(+0.00%)		(+0.009
L1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)		+0.00%)	0 (+0.00%		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%
L1/TEX Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%)	0 (+0.00%		(+0.00%)	0	(+0.00%)	0	(+0.00%)	0	(+0.009
1/TEX Total	38,782 (-76.86%)	154,864 (-33.91%)	3.99 (+185.60%)		34.20%)	89.4 (-4.01%		(-33.91%)	29,219,622,641.51	(-34.21%)	16,384	(+0.00%)		(+0.00
ECC Total	-	8 (+0.00%)	-	0.00	(-0.43%)			(+0.00%)	1,509,433.96	(-0.45%)	8	(+0.00%)		
	45 168 (-73 07%)	172 0/0 (-27 38%)	3.81	3 71 (90.2		(-27 38%)	32 460 377 358 40			(+0.05%)		(-6.25)

Naive



					Share	d Memory							
	Instructions	Requests	Wavefronts	% Pe	ak	Bank Conflicts							
Shared Load	0 (-100.00%)	0 (-100.00%)	0 (400.00			0 (10 000)							
Shared Load Matrix	0 (+0.00%)	0 (+0.00%)	0 (-100.00	%) 0 (-10	00.00%)	0 (+0.00%)							
Shared Store	0 (-100.00%)	0 (-100.00%)	0 (-100.00	%) 0 (-10	00.00%)	0 (+0.00%)							
Shared Atomic	0 (+0.00%)	0 (+0.00%)	0 (+0.00	%) 0 (4	+0.00%)	0 (+0.00%)							
Other			4,624 (-71.86	%) 0.12 (-7	72.11%)	0 (+0.00%)							
Total	0 (-100.00%)	0 (-100.00%)	4,624 (-99.61	%) 0.12 (-9	99.61%)	0 (+0.00%)							
					L1/TE	X Cache							
	Instructions	Requests	Wavefronts	% P	eak	Sectors	Sectors/Rec	Hit Rate	Bytes		Sector Mis	ses to L2	% Pea
Local Load	Number of instructions	issued. Equal to the numb	er of requests made t	o the L1/TEX	cache %)	0 (+0.00%)	0 (+0.00	%) 0 (+0.00%)	0 (+	0.00%)	006 404	(.56.00%)	5 70 /
Global Load	1,048,576 (+2,744.44%)	1,048,576 (+2,744.44%)	1,048,576 (+2,744.4	4%) (+27	26.79 719.76%)	2,097,148 (+1,322.22%)	2.00 (-50.00	%) (+5,951.17%)	67,108,736 (+1,32	2.22%)	226,431	(+56.03%)	5.79 (1
Surface Load	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00		0 (+	0.00%)		0 (+0.00%)	0
Texture Load	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00			0.00%)		0 (+0.00%)	
Global Store	2.048 (+0.00%)	2.048 (+0.00%)	2.048 (+0.0		(-0.87%)	8,192 (+0.00%)	4 (+0.00		262.144 (+				
Local Store	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00			0.00%)	8,19	2 (+0.00%)	0.21
Surface Store	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00			0.00%)		0 (+0.00%)	0
Global Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.0		(+0.00%)	0 (+0.00%)	0 (+0.00		0 (+	0.00%)		0 (+0.00%)	
DSMEM Reduction												0 (+0.00%)	
Surface Reduction	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00	%) 0 (+0.00%)	0 (+	0.00%)		0 (+0.00%)	
Global Atomic ALU	0 (+0.00%)												
Global Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00	%) 0 (+0.00%)	0 (+	0.00%)		0 (+0.00%)	
Surface Atomic ALU	0 (+0.00%)												
Surface Atomic CAS	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00	%) 0 (+0.00%)	0 (+	0.00%)		0 (+0.00%)	0
Loads	1,048,576 (+2,744.44%)	1,048,576 (+2,744.44%)	1,048,576 (+2,744.4	4%) (+2.7	26.79 719.76%)	2,097,148 (+1,322.22%)	2.00 (-50.00	%) (+5,951.17%)	67,108,736 (+1,32	2.22%)	226,431	(+56.03%)	5.79 (+
Stores	2,048 (+0.00%)	2,048 (+0.00%)	2,048 (+0.0		(-0.87%)	8,192 (+0.00%)	4 (+0.00		262,144 (+	0.00%)	8,19	2 (+0.00%)	0.21
Atomics & Reductions	0 (+0.00%)	0 (+0.00%)	0 (+0.0	0%) 0	(+0.00%)	0 (+0.00%)	0 (+0.00	%) 0 (+0.00%)	0 (+	0.00%)		0 (+0.00%)	
Total	1 050 624 (+2 600 00%)	1 050 624 (+2 600 00%)	1.050.624 (+2.600.0	n%)	26.84	2 105 3/0 (+1 252 63%)	2 nn /-40 an	88.99	67 370 880 (+1 25	2 63%)	234 623	(+53 DA%)	5 00 /
1					1.2	Cache							
	Requests	Sectors	Sectors/Reg	% Peak	Hit Ra			Throughput	Sector I	Misses t	o Device Se	ctor Misses	to System
L1/TEX Load	161,046 (+342.23%)	226,999 (+55.97%)	1.41 (-64.73%) 4.92	(+56.64%)		92.87 .54%) 7,263,968 (+55.97%)	43,024,829,416.22	(+56.68%) 1	16,384	(+0.00%)		(+0.00%)
1/TEX Store	4.094 (+99.90%)	8.192 (+0.00%)	2.00 (-49.98%) 0.1	8 (+0.43%)	100 (+0		(+0.00%)	1.552.691.432.90	(+0.45%)	0	(+0.00%)	0	(+0.00%
L1/TEX Atomic ALU	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Atomic CAS	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Reduction	0 (+0.00%)	0 (+0.00%)		0 (+0.00%)	0 (+0		(+0.00%)		(+0.00%)		(+0.00%)		(+0.00%)
L1/TEX Total	167,598 (+332.15%)	234,331 (+51.31%)	1.40 (-64.99%) 5.07	(+51.97%)		93.17 .18%) 7,498,592 (+51.31%)	44,414,518,574.68	(+52.00%) 1	16,384	(+0.00%)		(+0.00%)
ECC Total		8 (+0.00%)	- 0.0	0 (+0.43%)	(+4		(+0.00%)	1.516.300.23	(+0.45%)	8	(+0.00%)		

Comparison Overall

There are differences between the 8x8, 16x16 and 32x32 tiled matmuls. But let us discuss similarities first.

There is a significant drop in L1 Hitrate. That probably has to do with the usage of shared memory. Not everything is done via L1 anymore, so more is used in shared, reducing need for L1. As the size of the tile was increasing, so too was the L2 cache hitrate for the tiled variants. It is slightly confusing as to why. The only reason I can think of is that the need for L2, or the singular shared memory across the SM, is reduced when everything is put in shared mem.

There is also the fact that all wavefronts in the L1 level are reduced in terms of num of operations, from 8x8 matrices to 32x32 matrices. This is probably due to the lower reliance on L1 cache.

Across all three, we see fewer number of bytes transferred, especially compared to the naive kernel, from kernel to global, and beyond. In 8x8, it is most and in 32x32 it is least. This trend is explained by the increased reliance on shared memory as well.

In terms of differences, we can see the 8x8 matrix has more sectors in L2 cache than the others do. This is confusing, since logically this should also be lesser, due to the reduced reliance on L2 cache. Maybe a certain threshold of size is not yet met?