

Storage Level Characteristics

5

	L1	L2	Memory	Disk
Type of Storage	On-chip	On-chip	Off-chip	Disk
Typical Size	< 100 KB	< 8 MB	< 10 GB	Many GBs
Typical Access Time (ns)	.2550	.5 – 25.0	50 - 250	5,000,000
Scaled Access Time	1 second	33 seconds	7 minutes	154 days
Bandwidth (MB/sec)	50,000 – 500,000	5,000 – 20,000	2,500 – 10,000	50 - 500
Managed by	Hardware	Hardware	os	os

Adapted from: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches - one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"

Oregon State University Computer Graphics

mjb - March 17, 2020

6

Cache Hits and Misses

When the CPU asks for a value from memory, and that value is already in the cache, it can get it quickly.

This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it.

This is called a cache miss


While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a cache line. The size of a cache


line is typically just **64 bytes**.

Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.

Oregon State University Computer Graphics

mjb - March 17, 2020





```
#define NUM 10000
float Array[NUM][NUM];
double MyTimer();
int
main( int argc, char *argv[])
{
    float sum = 0.;
    double start = MyTimer();
    for( int i = 0; i < NUM; i++)
    {
        sum += Array[i][j];  // access across a row
        }
    }
    double finish = MyTimer();
    double row_secs = finish - start;

Oregon State
University
Computer Graphics
```


```
float sum = 0.;
double start = MyTimer();
for( int i = 0; i < NUM; i++)
{
    for( int j = 0; j < NUM; j++)
    {
        sum += Array[ j ][ i ];  // access down a column
    }
}
double finish = MyTimer();
double col_secs = finish - start;
```


University Computer Graphics

Demonstrating the Cache-Miss Problem – Down Columns

10

mjb - March 17, 2020








```
13
      Computer Graphics is often a Good Use for Array-of-Structures:
               X0
               Y0
                                 struct xyz
               Z0
                                              float x, y, z;
               X1
                                 } Array[N];
               Y1
               Ζ1
               X2
                                 \begin{split} & \text{glBegin( GL\_LINE\_STRIP );} \\ & \text{for( int } i = 0; i < N; i +\!\!\!\!\! + ) \end{split}
               Y2
               Z2
               ХЗ
                                              glVertex3f( Array[ i ].x, Array[ i ].y, Array[ i ].z );
               Y3
                                 glEnd();
               Z3
University
Computer Graphics
                                                                                                                mjb - March 17, 2020
```


```
14
                            A Good Use for Structure-of-Arrays:
             Χ0
             X1
                                float X[N], Y[N], Z[N];
             X2
                                float Dx[N], Dy[N], Dz[N];
             Х3
                                Dx[0:N] = X[0:N] - Xnow;


Dy[0:N] = Y[0:N] - Ynow;
             Y0
             Y1
                                Dz[0:N] = Z[0:N] - Znow;
             Y2
             Y3
             . . .
             Z0
             Ζ1
             Z2
             Z3
             . . .
Oregon State
University
Computer Graphics
                                                                                                     mjb - March 17, 2020
```





























How Different Cores' Cache Lines Keep Track of Each Other

Each core has its own separate L2 cache, but a write by one can impact the

For example, if one core writes a value into one of its own cache lines, any other core using a copy of that same cache line can no longer count on its values being up-to-date. In order to regain that confidence, the core that wrote must flush that cache line back to memory and the other core must then reload its copy of that cache line.

To maintain this organization, each core's L2 cache has 4 states (MESI):

1. Modified

state of the others.

- 2. Exclusive
- 3. Shared
- 4. Invalid



mjb - March 17, 2020

26

13

A Simplified View of How MESI Works

 Core A reads a value. Those values are brought into its cache. That cache line is now tagged Exclusive.

Core B reads a value from the same area of memory. Those values are brought into its cache, and now both cache lines are re-tagged Shared.

 If Core B writes into that value. Its cache line is re-tagged Modified and Core A's cache line is re-tagged Invalid.

	Step	Cache Line A	Cache Line B
•	1	Exclusive	
	2 2	Shared	Shared
_	→ 3	Invalid	Modified
	, 4	Shared	Shared

4. Core A tries to read a value from that same part of memory. But its cache line is tagged **Invalid**. So, Core B's cache line is flushed back to memory and then Core A's cache line is reloaded from memory. Both cache lines are now tagged **Shared**.





This is a huge performance hit, and is referred to as False Sharing


Note that False Sharing doesn't create incorrect results – just a performance hit. If anything, False Sharing *prevents* getting incorrect results.


mjb - March 17, 2020


27













































































malloc'ing on a cache line

55

What if you are malloc'ing, and want to be sure your data structure starts on a cache line?

Knowing that cache lines start on fixed 64-byte boundaries lets you do this. Consider a memory address. The top N-6 bits tell you what cache line number this address is a part of. The bottom 6 bits tell you what offset that address has within that cache line. So, for example, on a 32bit memory system:

32 - 6 = 26 bits

6 bits

Cache line number

Offset in that cache line

So, if you see a memory address whose bottom 6 bits are 000000, then you know that that memory location begins a cache line.



mjb - March 17, 2020

malloc'ing on a cache line

56

Let's say that you have a structure and you want to malloc an ARRAYSIZE array of them. Normally, you would do this:

```
struct xyzw *p = (struct xyzw *) malloc( (ARRAYSIZE)*sizeof(struct xyzw) );
struct xyzw *Array = &p[0];
Array[ i ].x = 10.;
```

If you wanted to make sure that array of structures started on a cache line boundary, you would do this:

```
unsigned char *p = (unsigned char *) malloc( 64 + (ARRAYSIZE)*sizeof(struct xyzw) );
int offset = (long int)p & 0x3f;
                                     // 0x3f = bottom 6 bits are all 1's
struct xyzw *Array = (struct xyzw *) &p[64-offset];
Array[ i ].x = 10.;
```

Remember that when you want to free this malloc'ed space, be sure to say: free(p);



mjb - March 17, 2020

