

 Once we enable out-of-order execution we have to consider both WAW and WAR hazards. The (out-of-order) scoreboard algorithm handles these hazards by <u>stalling</u>.

- Once we enable out-of-order execution we have to consider both WAW and WAR hazards. The (out-of-order) scoreboard algorithm handles these hazards by <u>stalling</u>.
- Notice that no value is communicated between instructions involved in these WAW or WAR hazards.

- Once we enable out-of-order execution we have to consider both WAW and WAR hazards. The (out-of-order) scoreboard algorithm handles these hazards by <u>stalling</u>.
- Notice that no value is communicated between instructions involved in these WAW or WAR hazards.
- In this lecture we will see that it is possible to eliminate the "name dependencies" that require stalling by having the hardware "rename" the locations causing the "name dependencies".

- Once we enable out-of-order execution we have to consider both WAW and WAR hazards. The (out-of-order) scoreboard algorithm handles these hazards by <u>stalling</u>.
- Notice that no value is communicated between instructions involved in these WAW or WAR hazards.
- In this lecture we will see that it is possible to eliminate the "name dependencies" that require stalling by having the hardware "rename" the locations causing the "name dependencies".
- The specific hardware algorithm we will examine for doing this is called "Tomasulo's Algorithm". It is widely used in today's computers.


## Learning Objectives


After we finish going through these slides you will be able to...


- Describe Tomasulo's algorithm in detail.
- Explain the key difference between the Scoreboard algorithm and Tomasulo's algorithm.
- Evaluate instruction timing of MIPS assembly code sequences using Tomasulo's algorithm.


Name dependencies result from reusing a register:

LD R1, 0(R2)









```
R1, 0(R2)

DADD

R3,R1,R3

DADDUI

R2,R2,#8 ; reuse R2

LD

R1, 0(R2) ; reuse R1
```

```
LD R1, 0(R2)

DADD R3,R1,R3

DADDUI R2,R2,#8 ; reuse R2

LD R1, 0(R2) ; reuse R1
```

Name dependencies result from reusing a register:

```
LD R1, 0(R2)

DADD R3,R1,R3

DADDUI R2,R2,#8 ; reuse R2

LD R1, 0(R2) ; reuse R1
```

Adding registers to the ISA can <u>reduce</u> name dependencies.
 Requires recompilation to use the additional registers.

```
LD R1, 0(R2)

DADD R3,R1,R3

DADDUI R2,R2,#8 ; reuse R2

LD R1, 0(R2) ; reuse R1
```

- Adding registers to the ISA can <u>reduce</u> name dependencies.
   Requires recompilation to use the additional registers.
- Ideally, we want to add registers to hardware and have hardware use them <u>without</u> requiring recompilation.

```
LD R1, 0(R2)

DADD R3,R1,R3

DADDUI R2,R2,#8 ; reuse R2

LD R1, 0(R2) ; reuse R1
```

- Adding registers to the ISA can <u>reduce</u> name dependencies.
   Requires recompilation to use the additional registers.
- Ideally, we want to add registers to hardware and have hardware use them <u>without</u> requiring recompilation.
- Also, if we can somehow <u>remove</u> the name dependencies, we can entirely avoid WAW or WAR hazards.





Developed in mid 1960's for floating-point unit of IBM 360 model 91





- Developed in mid 1960's for floating-point unit of IBM 360 model 91
- IBM 360 model 91 designed for scientific computing (e.g., NASA)





- Developed in mid 1960's for floating-point unit of IBM 360 model 91
- IBM 360 model 91 designed for scientific computing (e.g., NASA)
- Notion of instruction set compatibility invented for IBM System/360.





- Developed in mid 1960's for floating-point unit of IBM 360 model 91
- IBM 360 model 91 designed for scientific computing (e.g., NASA)
- Notion of instruction set compatibility invented for IBM System/360.
- 4 FP registers





- Developed in mid 1960's for floating-point unit of IBM 360 model 91
- IBM 360 model 91 designed for scientific computing (e.g., NASA)
- Notion of instruction set compatibility invented for IBM System/360.
- 4 FP registers
- Anticipated FP unit latencies of 6 cycles for multiply, 18 for divide, 2 for addition; 8 cycles to access memory; no cache.





- Design goal for System/360 model 91:
  - Sustain CPI as close as possible to 1 on floating-point code

- Design goal for System/360 model 91:
  - Sustain CPI as close as possible to 1 on floating-point code
- Constraints:
  - 1. Binary compatibility had to be maintained. Four registers visible to programmer. Code with many WAW hazards since required fewer instructions in 360/91 ISA.
  - 2. Long floating-point function unit latencies
  - 3. Separate pipelined floating point adder and multiplier (higher clock frequency)
  - Today's Motivation: Above + cache misses + parallelism between branches < 2.</li>

- Design goal for System/360 model 91:
  - Sustain CPI as close as possible to 1 on floating-point code
- Constraints:
  - 1. Binary compatibility had to be maintained. Four registers visible to programmer. Code with many WAW hazards since required fewer instructions in 360/91 ISA.
  - 2. Long floating-point function unit latencies
  - 3. Separate pipelined floating point adder and multiplier (higher clock frequency)
  - Today's Motivation: Above + cache misses + parallelism between branches < 2.</li>
- Design tradeoffs Tomasulo <u>considered</u>
  - Adding busy bits to register file (in-order scoreboard)
  - Adding "working registers" near function units to improve clock frequency
  - Additional function units to eliminate structural hazards
  - Impact of software techniques such as "loop unrolling"

- Design goal for System/360 model 91:
  - Sustain CPI as close as possible to 1 on floating-point code
- Constraints:
  - 1. Binary compatibility had to be maintained. Four registers visible to programmer. Code with many WAW hazards since required fewer instructions in 360/91 ISA.
  - 2. Long floating-point function unit latencies
  - 3. Separate pipelined floating point adder and multiplier (higher clock frequency)
  - Today's Motivation: Above + cache misses + parallelism between branches < 2.
- Design tradeoffs Tomasulo <u>considered</u>
  - Adding busy bits to register file (in-order scoreboard)
  - Adding "working registers" near function units to improve clock frequency
  - Additional function units to eliminate structural hazards
  - Impact of software techniques such as "loop unrolling"
- Tomasulo proposed a design that combined elements of these solutions and was significant improvement. Still used today (e.g. Intel Core i5, i7)

#### Which code is faster? Option A or Option B? Both compute "A+B+C+D\*E". /\* Option B \*/ Option A \*/ LD F0, D LD F0, E MULT.DFO, D F1, C LD F2, B ADD.D FO, C LD MULT.D FO, E ADD.D FO,B ADD.D F1, F0 ADD.D FO, A F2, A ADD.D ADD.D F1,F2

A: Code for "Option A" is faster

# vation

oint code

gisters visible to programmer. Code

ructions in 360/91 ISA.

lier (higher clock frequency)

rallelism between branches < 2.

rd)

nprove clock frequency

ards

ling"

nents of these solutions and was

tel Core i5, i7)

Which code is faster? Option A or Option B? Both compute "A+B+C+D\*E".

Assume we use the Scoreboard Algorithm, access to both memory and register operands takes a single cycle, multiply takes 10 cycles, and add takes 2 cycles. Also, assume 3 adders, 1 multiplier unit, and that we can overlap as many load instructions as we like.

Option A \*/ /\* Option B \*/ LD F0, D LD F0, E F1, C MULT.DFO, D LD F2, B ADD.D FO, C LD MULT.D FO, E ADD.D FO,B ADD.D F1, F0 ADD.D FO, A ADD.D F2, A ADD.D F1,F2

# vation

oint code

istore visible t

gisters visible to programmer. Code ructions in 360/91 ISA.

rallelism between branches < 2.

lier (higher clock frequency)

rd)
nprove clock frequency
ards
ling"

nents of these solutions and was tel Core i5, i7)

A: Code for "Option A" is faster

Which code is faster? Option A or Option B? Both compute "A+B+C+D\*E".

Assume we use the Scoreboard Algorithm, access to both memory and register operands takes a single cycle, multiply takes 10 cycles, and add takes 2 cycles. Also, assume 3 adders, 1 multiplier unit, and that we can overlap as many load instructions as we like.

Option  $A */ \checkmark$ 

A: Code for "Option A" is faster ✓

# vation

oint code

IS

**Option A** 

ADD.D F0,A

gisters visible to programmer. Code ructions in 360/91 ISA.

RO

28

EC

2

29

**WB** 

3

31

32

| LD          | F0, D   | LD       | F0, E     | ) F2, C     | 2  | 3  | 4  | 5  |
|-------------|---------|----------|-----------|-------------|----|----|----|----|
| LD          | F1, C   | MULT.D   | , ID      | ) F4, B     | 3  | 4  | 5  | 6  |
|             | ·       |          | i IVI     | ULT.D F0, E | 4  | 5  | 15 | 16 |
| LD          | F2, B   | ADD.D    | FO, C     | DD.D F2, F0 | 5  | 17 | 19 | 20 |
| MULT.D      | FO, E   | ADD.D    | FO,B      | DD.D F4, A  | 6  | 7  | 8  | 9  |
| ADD.D       | F1, F0  | ADD.D    | FO, A     | DD.D F2, F4 | 7  | 21 | 23 | 24 |
| ADD.D       | F2, A   |          |           |             |    |    |    |    |
| ADD.D       | F1,F2   |          | <u>Or</u> | ption B     | IS | RO | EC | WB |
| אטט.ט       | 1 1,1 4 |          | LD        | ) F0, E     | 1  | 2  | 3  | 4  |
| 40.0        |         | 4.2.2    |           | ULT.D F0,D  | 5  | 6  | 16 | 17 |
| (24 cycles) |         | (32 cycl | es) ad    | DD.D F0,C   | 18 | 19 | 21 | 22 |
|             |         |          | ٨٢        | DD.D F0,B   | 23 | 24 | 26 | 27 |

Option B LD FO, D

- Design goal for System/360 model 91:
  - Sustain CPI as close as possible to 1 on floating-point code
- Constraints:
  - 1. Binary compatibility had to be maintained. Four registers visible to programmer. Code with many WAW hazards since required fewer instructions in 360/91 ISA.
  - 2. Long floating-point function unit latencies
  - 3. Separate pipelined floating point adder and multiplier (higher clock frequency)
  - Today's Motivation: Above + cache misses + parallelism between branches < 2.
- Design tradeoffs Tomasulo <u>considered</u>
  - Adding busy bits to register file (in-order scoreboard)
  - Adding "working registers" near function units to improve clock frequency
  - Additional function units to eliminate structural hazards
  - Impact of software techniques such as "loop unrolling"
- Tomasulo proposed a design that combined elements of these solutions and was significant improvement. Still used today (e.g. Intel Core i5, i7)

# Tomasulo Algorithm

## Tomasulo Algorithm

- Control & buffers distributed with Function Units (FU)
  - Buffers called <u>reservation stations</u>; contain pending operands

- Control & buffers distributed with Function Units (FU)
  - Buffers called <u>reservation stations</u>; contain pending operands
- Register numbers in instructions get replaced by "tags" each of which "points to" a reservation station (RS)
  - Effect of this is to "rename" registers
  - This "renaming" avoids WAR, WAW hazards which result from reusing the same register name even though no data is passed between the instructions involved.
  - Renaming allowed more reservation stations than registers
  - Results sent over a "Common Data Bus" which broadcasts results to all Function Units (Fus), and identifies producer "tag" not the consumer

- Control & buffers distributed with Function Units (FU)
  - Buffers called <u>reservation stations</u>; contain pending operands
- Register numbers in instructions get replaced by "tags" each of which "points to" a reservation station (RS)
  - Effect of this is to "rename" registers
  - This "renaming" avoids WAR, WAW hazards which result from reusing the same register name even though no data is passed between the instructions involved.
  - Renaming allowed more reservation stations than registers
  - Results sent over a "Common Data Bus" which broadcasts results to all Function Units (Fus), and identifies producer "tag" not the consumer
- Load and Stores treated as function units with RSs as well

- Control & buffers distributed with Function Units (FU)
  - Buffers called <u>reservation stations</u>; contain pending operands
- Register numbers in instructions get replaced by "tags" each of which "points to" a reservation station (RS)
  - Effect of this is to "rename" registers
  - This "renaming" avoids WAR, WAW hazards which result from reusing the same register name even though no data is passed between the instructions involved.
  - Renaming allowed more reservation stations than registers
  - Results sent over a "Common Data Bus" which broadcasts results to all Function Units (Fus), and identifies producer "tag" not the consumer
- Load and Stores treated as function units with RSs as well
- Tomasulo was working on floating-point hardware unit (similar to example in next few slides). Idea extends to integer instructions as well.

#### Three Stages of Tomasulo Algorithm

1. Issue—Get instruction from Instruction (FP Op) Queue

(called "dispatch" in superscalar processors)

If reservation station free (no structural hazard),

- (a) lookup source operand registers in "register result status" table while allocating reservation station.
- (b) update "register result status" table entry of destination register with reseveration station (this renames destination register)
- 2. Execute—Operate on operands


(called "issue" in superscalar processors)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—Finish execution

Write on Common Data Bus to all units waiting for result; mark reservation station available

- Normal data bus = data + destination address ("go to" bus)
- Common data bus = data + source tag ("come from" bus)
  - 64 bits of data + 4 bits of Reservation Station source address (tag)



#### **Tomasulo Algorithm Components**

#### **Reservation Station:**

Busy: Indicates whether reservation station is busy

Op: Operation to perform in FU (e.g., "add" or "subtract")

Vj, Vk: Value of Source operands

Qj, Qk: **Tags**: Identify reservation station producing Vj, Vk


When Qj=0 (no tag), Vj holds valid data When Qk=0 (no tag), Vk holds valid data

Address: Used to hold effective address for memory (initially set to immediate offset)

#### Register File (each register has):


Qi—Indicates which reservation station will write register, if such a reservation station exists. Zero if no pending instructions write register.

#### Tomasulo vs. Scoreboard



Tomasulo:


Decentralized Control
Reservation Stations/Renaming




Scoreboard: Centralized Control WAR, WAW hazards


#### Assumptions for example


- Execution Latency:
  - 2 clocks for floating point add, subtract;
  - 10 clocks for floating point multiply
  - 40 clocks for floating point divide
  - Load/Store: 2 cycles
    - 1st cycle effective address
    - 2nd cycle access memory
- Pipelined function units (start one operation per cycle)
- 3 floating-point add/subtract reservation stations
- 2 floating-point multiple reservation stations
- Read value into reservation station same cycle as writeback of value to register file (even if the reservation station was "allocated" the same cycle); however, if that means all operands ready, still have to wait until following cycle to "begin execution"







Clock cycle counter











- Note: registers names are removed ("renamed") in Reservation Stations
- MUL.D issued; Load1 completing what is waiting for it?














```
Instruction status:
                               Exec Write
                                                       Busy Address
                         Issue Begin Result
  Instruction
                     k
           F6
  I D
               34+
                     R2
                                 2
                                       4
                                                 Load1
                                                        No
           F2
                                       5
  L.D
               45+
                     R3
                                                 Load2
                                                        No
  MUL.D
           FO
               F2
                     F4
                                                 Load3
                                                        No
  SUB.D
          F8
              F6
                     F2
  DIV.D
          F10
              FO
                     F6
  ADD.D
           F6
                F8
                     F2
Reservation Stations:
                                S1
                                      S2
                                            RS
                                                  RS
          Time NameBusy Op
                                      Vk
                                            Qi
                                                  Qk
             2 Add1 Yes SUB.D M(A1)
              Add2
                     No
              Add3
                     No
              Mult1 Yes MUL.D M(A2) R(F4)
                                     M(A1) Mult1
               Mult2 Yes DIV.D
Register result status:
```

Load2 writes to CDB; Timer starts down for Add1, Mult1 (they "begin execution" following cycle -- clock cycle 6)

#### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k L.D F6 34+ R2 2 4 Load1 No F2 5 L.D 45+ R3 No Load2 MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 4 DIV.D F10 FO F6 F2 ADD.D F6 F8 Reservation Stations: S2 **S1** RS RS Time NameBusy Op Vk Qį Qk 1 Add1 Yes SUB.D M(A1) M(A2) Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 6 M(A2) Mult1 M(A1)Add1 Mult2 Qi

```
Instruction status:
                                 Exec Write
                           Issue Begin Result
                                                          Busy Address
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                          5
   L.D
                45+
                      R3
                                                    Load2
                                                            No
   MUL.D
           F<sub>0</sub>
                F2
                       F4
                                                    Load3
                                                            No
   SUB.D
           F8
               F6
                       F2
   DIV.D
           F10
                 FO
                       F6
                       F2
  ADD.D
           F6
                 F8
Reservation Stations:
                                         S2
                                   S1
                                               RS
                                                     RS
           Time NameBusy Op
                                         Vk
                                               Qi
                                                     Qk
              1 Add1 | Yes SUB.D M(A1) M(A2)
                Add2
                      No
                Add3
                      No
              9 Mult1 | Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                        F4
                                               F6
                                                     F8
                                                         F10
                                                                  F12
      6
```

Issue ADD.D here despite name dependency on F6?

Mult1

Qi

M(A2)

M(A1)

Add1

Mult2

A: Yes

B: No

C: Not sure

```
Instruction status:
                                 Exec Write
                                                          Busy Address
                           Issue Begin Result
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                          5
   L.D
                45+
                      R3
                                                    Load2
                                                            No
   MUL.D
           F<sub>0</sub>
                 F2
                       F4
                                                    Load3
                                                            No
  SUB.D
           F8
                F6
                      F2
   DIV.D
           F10
                 FO
                       F6
                      F2
  ADD.D
           F6
                 F8
Reservation Stations:
                                         S2
                                   S1
                                               RS
                                                     RS
           Time NameBusy Op
                                         Vk
                                               Qi
                                                     Qk
              1 Add1
                     Yes SUB.D M(A1) M(A2)
                Add2
                      No
                Add3
                      No
                      Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
```

#### Register result status:

Issue ADD.D here despite name dependency on F6?

A: Yes √

```
Instruction status:
                                 Exec Write
                                                          Busy Address
                          Issue Begin Result
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                   2
                                         4
                                                    Load1
                                                           No
           F2
                                         5
   L.D
                45+
                      R3
                                                   Load2
                                                           No
   MUL.D
           F<sub>0</sub>
                 F2
                      F4
                                                    Load3
                                                           No
   SUB.D
           F8
                F6
                      F2
  DIV.D
           F10
                 FO
                      F6
  ADD.D
           F6
                 F8
                      F2
Reservation Stations:
                                        S2
                                  S1
                                              RS
                                                     RS
           Time NameBusy Op
                                         Vk
                                               Qi
                                                     Qk
              1 Add1 | Yes SUB.D M(A1) M(A2)
               Add2
                     Yes ADD D
                                        M(A2)
               Add3
                      Add1
              9 Mult1
                Mult2 | Yes
                           DIV.D
                                       M(A1) Mult1
Register result status:
   Clock
                           FO
                                  F2
                                        F4
                                              F6
                                                     F8
                                                          F10
                                                                 F12
      6
                                                    Add1
                           Mult1
                                 M(A2)
                                              Add2
                                                          Mult2
```

Issue ADD.D here despite name dependency on F6?

Qi

| Instructio              | on sta | atus:  |      |       | Exec  | Write |       |          |      |         |  |
|-------------------------|--------|--------|------|-------|-------|-------|-------|----------|------|---------|--|
| Instructi               | on     | j      | k    | Issue | Begin | Resul | t     | <u> </u> | Busy | Address |  |
| L.D                     | F6     | 34+    | R2   | 1     | 2     | 4     |       | Load1    | No   |         |  |
| L.D                     | F2     | 45+    | R3   | 2     | 3     | 5     |       | Load2    | No   |         |  |
| MUL.D                   | FO     | F2     | F4   | 3     | 6     |       |       | Load3    | No   |         |  |
| SUB.D                   | F8     | F6     | F2   | 4     | 6     |       |       |          |      |         |  |
| DIV.D                   | F10    | FO     | F6   | 5     |       |       |       |          |      |         |  |
| ADD.D                   | F6     | F8     | F2   | 6     |       |       |       |          |      |         |  |
| Reserva                 | tion S | Statio | ns:  |       | S1    | S2    | RS    | RS       |      |         |  |
|                         | Time   | Name   | Busy | Ор    | Vj    | Vk    | Qj    | Qk       |      |         |  |
|                         | 0      | Add1   | Yes  | SUB.D | M(A1) | M(A2) |       |          |      |         |  |
|                         |        | Add2   | Yes  | ADD.D |       | M(A2) | Add1  |          |      |         |  |
|                         |        | Add3   | No   |       |       |       |       |          |      |         |  |
|                         | 8      | Mult1  | Yes  | MUL.D | M(A2) | R(F4) |       |          |      |         |  |
|                         |        | Mult2  | Yes  | DIV.D |       | M(A1) | Mult1 |          |      |         |  |
| Register result status: |        |        |      |       |       |       |       |          |      |         |  |

| Clock |    | FO    | F2    | F4 | F6   | F8   | F10   | F12 |  |
|-------|----|-------|-------|----|------|------|-------|-----|--|
| 7     | Qi | Mult1 | M(A2) |    | Add2 | Add1 | Mult2 |     |  |

```
Instruction status:
                                 Exec Write
                          Issue Begin Result
                                                          Busy Address
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                   2
                                          4
                                                    Load1
                                                           No
           F2
                                   3
                                          5
   L.D
                45+
                      R3
                                                    Load2
                                                           No
  MUI D
           F<sub>0</sub>
                F2
                      F4
                                   6
                                                    Load3
                                                           No
   SUB.D
           F8
               F6
                      F2
   DIV.D
           F10
                 FO
                      F6
                             5
  ADD.D
           F6
                 F8
                      F2
Reservation Stations:
                                        S2
                                  S1
                                              RS
                                                     RS
          Time NameBusy Op
                                         Vk
                                               Qi
                                                     Qk
              0 Add1 Yes SUB.D M(A1) M(A2)
                      Yes ADD.D
                                       M(A2) Add1
               Add2
               Add3
                      No
              8 Mult1 | Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                       M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                        F4
                                              F6
                                                     F8 F10
                                                                 F12
```

M(A2)

Add2

Add1

Mult2

Add1 (SUB.D) completing; what is waiting for it?

Qi

Mult1

7

#### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k 2 Load1 L.D F6 34+ R2 4 No F2 3 5 L.D 45+ R3 No Load2 MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 DIV.D F10 FO F6 5 F2 ADD.D F6 F8

```
Reservation Stations:
                                S1
                                      S2
                                            RS
                                                 RS
          Time NameBusy Op
                                      Vk
                                            Qi
                                                  Qk
             0 Add1 Yes SUB.D M(A1) M(A2)
               Add2
                    Yes ADD.D
                                     M(A2) Add1
              Add3
                     No
             8 Mult1 Yes MUL.D M(A2)
                                     R(F4)
               Mult2 | Yes
                         DIV.D
                                     M(A1) Mult1
```

A: Mult2,F0
B: Add2,F8
C: Load1,Add1,F10
D: F6

E: Nothing

#### Register result status:

Add1 (SUB.D) completing; what is waiting for it?

#### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 DIV.D F10 FO F6 ADD.D F6 F8 F2 RS

| Reservation Statio | ns:  |       | 57    | 52    | RS |
|--------------------|------|-------|-------|-------|----|
| Time Name          | Busy | Ор    | Vj    | Vk    | Qj |
| 0 Add1             | Yes  | SUB.D | M(A1) | M(A2) |    |

Add2 Yes ADD.D M(A2) Add1 Add3 No

Yes MUL.D M(A2) R(F4)

Mult2 | Yes DIV.D M(A1) Mult1

#### A: Mult2,F0

B: Add2,F8 ✓

C: Load1, Add1, F10

Qk

E: Nothing

#### Register result status:

Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 7 Mult1 M(A2)Add2 Add1 Mult2 Qi

Add1 (SUB.D) completing; what is waiting for it?

```
Instruction status:
                                 Exec Write
                          Issue Begin Result
                                                          Busy Address
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                   2
                                          4
                                                    Load1
                                                           No
           F2
                                   3
                                          5
   L.D
                45+
                      R3
                                                    Load2
                                                           No
  MUI D
           F<sub>0</sub>
                F2
                      F4
                                   6
                                                    Load3
                                                           No
   SUB.D
           F8
               F6
                      F2
   DIV.D
           F10
                 FO
                      F6
                             5
  ADD.D
           F6
                 F8
                      F2
Reservation Stations:
                                        S2
                                  S1
                                              RS
                                                     RS
          Time NameBusy Op
                                         Vk
                                               Qi
                                                     Qk
              0 Add1 Yes SUB.D M(A1) M(A2)
                      Yes ADD.D
                                       M(A2) Add1
               Add2
               Add3
                      No
              8 Mult1 | Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                       M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                        F4
                                              F6
                                                     F8 F10
                                                                 F12
```

M(A2)

Add2

Add1

Mult2

Add1 (SUB.D) completing; what is waiting for it?

Qi

Mult1

7

| Instructio              | on sta | atus:  |      |       | Exec  | Write  |       |       |       |         |   |
|-------------------------|--------|--------|------|-------|-------|--------|-------|-------|-------|---------|---|
| Instructi               | on     | j      | k    | Issue | Begin | Result | t     |       | Busy  | Address | 3 |
| L.D                     | F6     | 34+    | R2   | 1     | 2     | 4      |       | Load1 | No    |         |   |
| L.D                     | F2     | 45+    | R3   | 2     | 3     | 5      |       | Load2 | No    |         |   |
| MUL.D                   | FO     | F2     | F4   | 3     | 6     |        |       | Load3 | No    |         |   |
| SUB.D                   | F8     | F6     | F2   | 4     | 6     | 8      |       |       |       |         |   |
| DIV.D                   | F10    | FO     | F6   | 5     |       |        |       |       |       |         |   |
| ADD.D                   | F6     | F8     | F2   | 6     |       |        |       |       |       |         |   |
| Reserva                 | tion S | Statio | ns:  |       | S1    | S2     | RS    | RS    |       |         |   |
|                         | Time   | Name   | Busy | Ор    | Vj    | Vk     | Qj    | Qk    | _     |         |   |
|                         |        | Add1   | No   |       |       |        |       |       |       |         |   |
|                         | 2      | Add2   | Yes  | ADD.D | (M-M) | M(A2)  |       |       |       |         |   |
|                         |        | Add3   | No   |       |       |        |       |       |       |         |   |
|                         | 7      | Mult1  | Yes  | MUL.D | M(A2) | R(F4)  |       |       |       |         |   |
|                         |        | Mult2  | Yes  | DIV.D |       | M(A1)  | Mult1 |       |       |         |   |
| Register result status: |        |        |      |       |       |        |       |       |       |         |   |
| Clock                   |        |        |      | FO    | F2    | F4     | F6    | _F8_  | F10   | F12     |   |
| 8                       |        |        | Qi   | Mult1 | M(A2) |        | Add2  | (M-M) | Mult2 |         |   |

```
Instruction status:
                                 Exec Write
                          Issue Begin Result
                                                         Busy Address
   Instruction
                      k
                                   2
  L.D
           F6
                34+
                      R2
                                         4
                                                   Load1
                                                          No
           F2
                                   3
                                         5
  L.D
                45+
                      R3
                                                          No
                                                   Load2
  MUL.D
           F<sub>0</sub>
                F2
                      F4
                                   6
                                                   Load3
                                                          No
   SUB.D
           F8
               F6
                      F2
                                         8
   DIV.D
           F10
                FO
                      F6
                            5
                      F2
  ADD.D
           F6
                 F8
Reservation Stations:
                                  S1
                                        S2
                                              RS
                                                    RS
          Time NameBusy Op
                                  Vi
                                        Vk
                                              Qi
                                                    Qk
               Add1
                      No
              1 Add2
                     Yes ADD.D (M-M) M(A2)
               Add3
                      No
             6 Mult1 Yes MUL.D M(A2) R(F4)
               Mult2 | Yes
                          DIV.D
                                       M(A1) Mult1
Register result status:
   Clock
                           FO
                                 F2
                                       F4
                                              F6
                                                    F8 F10
                                                                F12
     9
                                M(A2)
                                             Add2
                          Mult1
                                                   (M-M) Mult2
                     Qi
```

#### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 F2 ADD.D F6 F8 9 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No 0 Add2 Yes ADD.D (M-M) M(A2) Add3 No 5 Mult1 Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12

M(A2)

Mult1

Qi

Add2

(M-M) Mult2

10

```
Instruction status:
                                 Exec Write
                           Issue Begin Result
                                                          Busy Address
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                   3
                                          5
  L.D
                45+
                      R3
                                                    Load2
                                                            No
  MUI D
           F<sub>0</sub>
                F2
                      F4
                                   6
                                                    Load3
                                                            No
   SUB.D
           F8
               F6
                      F2
                                          8
   DIV.D
           F10
                 FO
                      F6
  ADD.D
           F6
                 F8
                      F2
                                   9
Reservation Stations:
                                  S1
                                         S2
                                               RS
                                                     RS
           Time NameBusy Op
                                   Vi
                                         Vk
                                               Qi
                                                     Qk
                Add1
                      No
              0 Add2
                     Yes ADD.D (M-M) M(A2)
               Add3
                      No
              5 Mult1 Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                        F4
                                               F6
                                                     F8
                                                         F10
                                                                 F12
```

M(A2)

Add2

(M-M)

Mult2

Add2 (ADD.D) completing; what is waiting for it?

Qi

Mult1

10

#### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k R2 2 Load1 L.D F6 34+ 4 No F2 45+ 3 5 L.D R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No F6 SUB.D F8 F2 8 DIV.D F10 F0 F6 F2 ADD.D F6 F8 9

| Reservation Stations: | S1    | S2    | RS    | RS |
|-----------------------|-------|-------|-------|----|
| Time NameBusy Op      | Vj    | Vk    | Qj    | Qk |
| Add1 No               |       |       |       |    |
| 0 Add2 Yes ADD.D      | (M-M) | M(A2) |       |    |
| Add3 No               |       |       |       |    |
| 5 Mult1 Yes MUL.D     | M(A2) | R(F4) |       |    |
| Mult2 Yes DIV.D       |       | M(A1) | Mult1 |    |

| A: | Nothing |
|----|---------|
| B: | Add1    |
| C: | Mult1   |
| D: | F2      |
| E: | F6      |

#### Register result status:

| Clock |      | FO    | F2    | F4 | F6   | F8    | F10   | F12 |  |
|-------|------|-------|-------|----|------|-------|-------|-----|--|
| 10    | Qi l | Mult1 | M(A2) |    | Add2 | (M-M) | Mult2 |     |  |

Add2 (ADD.D) completing; what is waiting for it?

#### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k 2 Load1 L.D F6 34+ R2 4 No F2 3 5 L.D 45+ R3 Load2 No MUL D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 ADD.D F6 F8 F2 9

```
Reservation Stations:
                                 S1
                                       S2
                                            RS
                                                  RS
          Time NameBusy Op
                                 Vi
                                       Vk
                                             Qi
                                                  Qk
               Add1
                     No
             0 Add2 | Yes ADD.D (M-M) M(A2)
               Add3
                     No
             5 Mult1 Yes MUL.D M(A2) R(F4)
               Mult2 | Yes
                         DIV.D
                                      M(A1) Mult1
```



#### Register result status:

| Clock |    | FO    | F2    | F4 | F6   | F8    | F10   | F12 |  |
|-------|----|-------|-------|----|------|-------|-------|-----|--|
| 10    | Qi | Mult1 | M(A2) |    | Add2 | (M-M) | Mult2 |     |  |

Add2 (ADD.D) completing; what is waiting for it?

```
Instruction status:
                                 Exec Write
                           Issue Begin Result
                                                          Busy Address
   Instruction
                       k
   L.D
           F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                   3
                                          5
  L.D
                45+
                      R3
                                                    Load2
                                                            No
  MUI D
           F<sub>0</sub>
                F2
                      F4
                                   6
                                                    Load3
                                                            No
   SUB.D
           F8
               F6
                      F2
                                          8
   DIV.D
           F10
                 FO
                      F6
  ADD.D
           F6
                 F8
                      F2
                                   9
Reservation Stations:
                                  S1
                                         S2
                                               RS
                                                     RS
           Time NameBusy Op
                                   Vi
                                         Vk
                                               Qi
                                                     Qk
                Add1
                      No
              0 Add2
                     Yes ADD.D (M-M) M(A2)
               Add3
                      No
              5 Mult1 Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                        F4
                                               F6
                                                     F8
                                                         F10
                                                                 F12
```

M(A2)

Add2

(M-M)

Mult2

Add2 (ADD.D) completing; what is waiting for it?

Qi

Mult1

10

#### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 F2 ADD.D F6 F8 9 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12

M(A2)

Mult1

Qi

11

(M-M) Mult2

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 Load2 No MUI D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 ADD.D F6 F8 F2 9 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12

M(A2)

Mult1

Qi

Write result of ADD.D here?

11

(M-M) Mult2

| Instructio            |     | Exec  | Write |       |       |                  |       |       |                      |
|-----------------------|-----|-------|-------|-------|-------|------------------|-------|-------|----------------------|
| Instruction j k       |     |       | k     | Issue | Begin | Resul            | t     |       | Busy Address         |
| L.D                   | F6  | 34+   | R2    | 1     | 2     | 4                |       | Load1 | No                   |
| L.D                   | F2  | 45+   | R3    | 2     | 3     | 5                |       | Load2 | No                   |
| MUL.D                 | F0  | F2    | F4    | 3     | 6     |                  |       | Load3 | No                   |
| SUB.D                 | F8  | F6    | F2    | 4     | 6     | 8                |       |       |                      |
| DIV.D                 | F10 | FO    | F6    | 5     |       |                  |       |       |                      |
| ADD.D                 | F6  | F8    | F2    | 6     | 9     |                  |       |       |                      |
| Reservation Stations: |     |       |       |       | S1    | S2               | RS    | RS    |                      |
|                       |     | Name  |       | Ор    | Vj    | Vk               | Qj    | Qk    |                      |
|                       |     | Add1  | No    |       |       |                  |       |       | A: Yes, very sure    |
|                       |     | Add2  | No    |       |       |                  |       |       | B: Yes, but not sure |
|                       |     | Add3  | No    |       |       |                  |       |       | C: Not sure          |
|                       | 4   | Mult1 |       | MUL.D | M(A2) |                  |       |       |                      |
|                       |     | Mult2 | Yes   | DIV.D |       | M(A1)            | Mult1 |       | D: No, but not sure  |
| Register              |     |       |       |       |       | E: No, very sure |       |       |                      |
|                       |     |       |       |       |       |                  |       |       |                      |
| Clock                 |     |       |       | FO    | F2    | F4               | F6    | F8    | F10 F12              |

Write result of ADD.D here?

| Instructio              |        | Exec   | Write | _     | _     |       |       |              |                      |
|-------------------------|--------|--------|-------|-------|-------|-------|-------|--------------|----------------------|
| Instruction $j = k$     |        |        | Issue | Begin | Resul | t     |       | Busy Address |                      |
| L.D                     | F6     | 34+    | R2    | 1     | 2     | 4     |       | Load1        | No                   |
| L.D                     | F2     | 45+    | R3    | 2     | 3     | 5     |       | Load2        | No                   |
| MUL.D                   | F0     | F2     | F4    | 3     | 6     |       |       | Load3        | No                   |
| SUB.D                   | F8     | F6     | F2    | 4     | 6     | 8     |       |              |                      |
| DIV.D                   | F10    | F0     | F6    | 5     |       |       |       |              |                      |
| ADD.D                   | F6     | F8     | F2    | 6     | 9     |       |       |              |                      |
| Reserva                 | tion S | Statio | ns:   |       | S1    | S2    | RS    | RS           |                      |
|                         | Time   | Name   | Busy  | Ор    | Vj    | Vk    | Qj    | Qk           |                      |
|                         |        | Add1   | No    |       |       |       |       |              | A: Yes, very sure √  |
|                         |        | Add2   | No    |       |       |       |       |              | B: Yes, but not sure |
|                         |        | Add3   | No    |       |       |       |       |              | C: Not sure          |
|                         | 4      | Mult1  |       | MUL.D | M(A2) |       |       |              |                      |
|                         |        | Mult2  | Yes   | DIV.D |       | M(A1) | Mult1 |              | D: No, but not sure  |
| Register result status: |        |        |       |       |       |       |       |              | E: No, very sure     |
| $\circ$                 |        |        |       |       |       |       |       |              |                      |
| Clock                   |        |        |       | F0    | F2    | F4    | F6    | F8           | F10 F12              |

Write result of ADD.D here?

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 No Load2 MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 F2 ADD.D F6 F8 9 11 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 12

M(A2)

(M-M+M (M-M) Mult2

Mult1

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 No Load2 MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 F2 ADD.D F6 F8 9 11 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 13

M(A2)

(M-M+M (M-M) Mult2

Mult1

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 5 L.D 45+ R3 No Load2 MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 F<sub>0</sub> F6 F2 ADD.D F6 F8 9 11 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qi Qk Add1 No Add2 No Add3 No Yes MUL.D M(A2) R(F4) Mult2 | Yes DIV.D M(A1) Mult1 Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 14

M(A2)

(M-M+M (M-M) Mult2

Mult1

```
Instruction status:
                                  Exec Write
                           Issue Begin Result
                                                           Busy Address
   Instruction
                       k
                                    2
   L.D
            F6
                 34+
                       R2
                                          4
                                                     Load1
                                                            No
            F2
                                    3
                                          5
   L.D
                45+
                       R3
                                                    Load2
                                                            No
   MUL.D
            F<sub>0</sub>
                 F2
                       F4
                                    6
                                                     Load3
                                                            No
   SUB.D
           F8
                F6
                       F2
                                          8
   DIV.D
           F10
                 FO
                       F6
                       F2
   ADD.D
            F6
                 F8
                                    9
                                          11
Reservation Stations:
                                   S1
                                         S2
                                               RS
                                                      RS
           Time NameBusy Op
                                    Vi
                                         Vk
                                                Qi
                                                      Qk
                Add1
                       No
                Add2
                       No
                Add3
                       No
                      Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                   F2
                                         F4
                                               F6
                                                      F8 F10
                                                                  F12
     15
```

M(A2)

(M-M+M (M-M) Mult2

Mult1

```
Instruction status:
                                 Exec Write
                           Issue Begin Result
                                                           Busy Address
   Instruction
                       k
   L.D
            F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                    3
                                          5
  L.D
                45+
                      R3
                                                    Load2
                                                            No
  MUI D
           F<sub>0</sub>
                F2
                       F4
                                    6
                                                    Load3
                                                            No
   SUB.D
           F8
               F6
                      F2
                                          8
   DIV.D
           F10
                 FO
                       F6
  ADD.D
           F6
                 F8
                       F2
                                    9
                                          11
Reservation Stations:
                                   S1
                                         S2
                                               RS
                                                     RS
           Time NameBusy Op
                                   Vi
                                         Vk
                                               Qi
                                                     Qk
                Add1
                      No
                Add2
                      No
                Add3
                      No
                      Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                         F4
                                               F6
                                                     F8
                                                         F10
                                                                  F12
```

M(A2)

(M-M+M (M-M) Mult2

Mult1 (MUL.D) completing; what is waiting for it?

Qi

Mult1

15

### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k 2 L.D F6 34+ R2 4 Load1 No L.D F2 45+ 3 5 R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No F6 SUB.D F8 F2 8 DIV.D F10 F0 F6 ADD.D F6 F8 F2 9 11 Reservation Stations: 2

| แบบ Statio | 118. |       | 51    | 32    | RS    | RS |
|------------|------|-------|-------|-------|-------|----|
| Time Name  | Busy | Ор    | Vj    | Vk    | Qj    | Qk |
| Add1       | No   |       |       |       |       |    |
| Add2       | No   |       |       |       |       |    |
| Add3       | No   |       |       |       |       |    |
| 0 Mult1    | Yes  | MUL.D | M(A2) | R(F4) |       |    |
| Mult2      | Yes  | DIV.D |       | M(A1) | Mult1 |    |

A: Nothing

B: F0

C: Mult1, FO

D: F10

E: Mult2,F0


### Register result status:

Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 15 Mult1 M(A2)(M-M+M (M-M) Mult2 Qi

Mult1 (MUL.D) completing; what is waiting for it?

### Instruction status: Exec Write **Busy Address** Issue Begin Result Instruction k R2 2 L.D F6 34+ 4 Load1 No F2 3 5 L.D 45+ R3 Load2 No MUL.D F<sub>0</sub> F2 F4 6 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 ADD.D F6 F8 F2 9 11 Reser

| rvation Statio | ns:  |       | S1    | S2    | RS    | RS |
|----------------|------|-------|-------|-------|-------|----|
| Time Name      | Busy | Ор    | Vj    | Vk    | Qj    | Qk |
| Add1           | No   |       |       |       |       |    |
| Add2           | No   |       |       |       |       |    |
| Add3           | No   |       |       |       |       |    |
| 0 Mult1        | Yes  | MUL.D | M(A2) | R(F4) |       |    |
| Mult2          | Yes  | DIV.D |       | M(A1) | Mult1 |    |



### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ...

Qi Mult1 M(A2) (M-M+M (M-M) Mult2

Mult1 (MUL.D) completing; what is waiting for it?

```
Instruction status:
                                 Exec Write
                           Issue Begin Result
                                                           Busy Address
   Instruction
                       k
   L.D
            F6
                34+
                      R2
                                    2
                                          4
                                                    Load1
                                                            No
           F2
                                    3
                                          5
  L.D
                45+
                      R3
                                                    Load2
                                                            No
  MUI D
           F<sub>0</sub>
                F2
                       F4
                                    6
                                                    Load3
                                                            No
   SUB.D
           F8
               F6
                      F2
                                          8
   DIV.D
           F10
                 FO
                       F6
  ADD.D
           F6
                 F8
                       F2
                                    9
                                          11
Reservation Stations:
                                   S1
                                         S2
                                               RS
                                                     RS
           Time NameBusy Op
                                   Vi
                                         Vk
                                               Qi
                                                     Qk
                Add1
                      No
                Add2
                      No
                Add3
                      No
                      Yes MUL.D M(A2) R(F4)
                Mult2 | Yes
                           DIV.D
                                        M(A1) Mult1
Register result status:
   Clock
                            F<sub>0</sub>
                                  F2
                                         F4
                                               F6
                                                     F8
                                                         F10
                                                                  F12
```

M(A2)

(M-M+M (M-M) Mult2


Mult1 (MUL.D) completing; what is waiting for it?

Qi

Mult1

15

| Instructio | on sta | atus:  |      |       | Exec  | Write  |          |         |       |         |   |
|------------|--------|--------|------|-------|-------|--------|----------|---------|-------|---------|---|
| Instructi  | on     | j      | k    | Issue | Begin | Result | <b>.</b> |         | Busy  | Address | 3 |
| L.D        | F6     | 34+    | R2   | 1     | 2     | 4      |          | Load1   | No    |         |   |
| L.D        | F2     | 45+    | R3   | 2     | 3     | 5      |          | Load2   | No    |         |   |
| MUL.D      | FO     | F2     | F4   | 3     | 6     | 16     |          | Load3   | No    |         |   |
| SUB.D      | F8     | F6     | F2   | 4     | 6     | 8      |          |         |       |         |   |
| DIV.D      | F10    | FO     | F6   | 5     | 16    |        |          |         |       |         |   |
| ADD.D      | F6     | F8     | F2   | 6     | 9     | 11     |          |         |       |         |   |
| Reserva    |        | S1     | S2   | RS    | RS    |        |          |         |       |         |   |
|            | Time   | Name   | Busy | Op    | Vj    | Vk     | Qj       | Qk      |       |         |   |
|            |        | Add1   | No   |       |       |        |          |         |       |         |   |
|            |        | Add2   | No   |       |       |        |          |         |       |         |   |
|            |        | Add3   | No   |       |       |        |          |         |       |         |   |
|            |        | Mult1  | No   |       |       |        |          |         |       |         |   |
|            | 40     | Mult2  | Yes  | DIV.D | M*F4  | M(A1)  |          |         |       |         |   |
| Register   | resu   | It sta | tus: |       |       |        |          |         |       |         |   |
| Clock      |        |        |      | F0    | F2    | F4     | F6       | F8      | F10   | F12     |   |
| 16         |        |        | Qi   | M*F4  | M(A2) | (1)    | √-M+N    | / (M-M) | Mult2 |         |   |



Just waiting for Mult2 (DIVD) to complete

# Faster than light computation (skip a couple of cycles)

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 L.D 45+ R3 5 No Load2 MUL.D F<sub>0</sub> F2 F4 6 16 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 F<sub>0</sub> F6 16 F2 ADD.D F6 F8 9 11 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qį Qk Add1 No Add2 No Add3 No Mult1 No M\*F4 M(A1) 1 Mult2 | Yes DIV.D Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 **55**

M(A2)

Qi

(M-M+M (M-M) Mult2

### Instruction status: Exec Write Issue Begin Result **Busy Address** Instruction k 2 L.D F6 34+ R2 4 Load1 No F2 3 L.D 45+ R3 5 No Load2 MUL.D F<sub>0</sub> F2 F4 6 16 Load3 No SUB.D F8 F6 F2 8 DIV.D F10 FO F6 16 F2 ADD.D F6 F8 9 11 Reservation Stations: **S1** S2 RS RS Time NameBusy Op Vi Vk Qį Qk Add1 No Add2 No Add3 No Mult1 No M\*F4 M(A1) 0 Mult2 | Yes DIV.D Register result status: Clock F<sub>0</sub> F2 F4 F6 F8 F10 F12 56

M(A2)

Qi

(M-M+M (M-M) Mult2

```
Instruction status:
                                  Exec Write
                           Issue Begin Result
                                                           Busy Address
   Instruction
                       k
   L.D
            F6
                 34+
                       R2
                                    2
                                          4
                                                     Load1
                                                            No
           F2
                                    3
  L.D
                45+
                       R3
                                          5
                                                    Load2
                                                            No
  MUI D
           F<sub>0</sub>
                 F2
                       F4
                                    6
                                          16
                                                     Load3
                                                            No
   SUB.D
           F8
                F6
                       F2
                                          8
   DIV.D
           F10
                 FO
                       F6
                                   16
  ADD.D
           F6
                 F8
                       F2
                                    9
                                          11
Reservation Stations:
                                   S1
                                         S2
                                               RS
                                                      RS
           Time NameBusy Op
                                   Vi
                                         Vk
                                                Qi
                                                      Qk
                Add1
                       No
                Add2
                       No
                Add3
                       No
                Mult1
                       No
                                  M*F4 M(A1)
              0 Mult2 | Yes
                           DIV.D
Register result status:
   Clock
                            F<sub>0</sub>
                                   F2
                                         F4
                                               F6
                                                      F8 F10
                                                                  F12
```


M(A2)


(M-M+M (M-M) Mult2

· Mult2 (DIVD) is completing; what is waiting for it?

Qi

**56** 





 Once again: In-order issue, out-of-order execution and out-of-order completion.

- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 (in CA:AQA 2/e, but not in silicon!)

- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 (in CA:AQA 2/e, but not in silicon!)
- · Many associative comparisons (CDB) at high speed

- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 (in CA:AQA 2/e, but not in silicon!)
- Many associative comparisons (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - Multiple CDBs ⇒ more FU logic for parallel assoc. stores

- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 (in CA:AQA 2/e, but not in silicon!)
- Many associative comparisons (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - Multiple CDBs ⇒ more FU logic for parallel assoc. stores
- Non-precise interrupts!
  - We will see how to solve this problem later

### Register Renaming: The Idea

Each <u>new value</u> gets a <u>new name</u>

### Original code:

LD R1, 0(R2)

DADD R3,R1,R3

DADDUI R2,R2,#8

LD R1, 0(R2)


Rewrite using T1, T2, etc... for each <u>new value</u>:

LD T1, 0(R2); R1 renamed to T1


DADD T2,T1,R3; R3 renamed to T2


DADDUI T3,R2,#8 ; R2 renamed to T3


LD T4, 0(T3); R1 renamed to T4



"Register result status" aka "register alias table" (RAT)







Cycle 2b: F1 "renamed" to "ADD1" (in "register result status")

