

Introduction to Slide Set 9

- Out-of-order execution with Tomasulo's algorithm allows an instruction to execute when its source operands are available. Branch prediction enables us to <u>fetch</u> and <u>decode</u> instructions after a branch before that branch is "resolved".
- To increase performance (reduce CPI) we would like to start executing the instructions fetched and decoded following the predicted branch *before* that branch is resolved. However, we have a problem: out-of-order execution (e.g., using Tomasulo's algorithm) allows an instruction to update the register file <u>before</u> the branch is "resolved".
- An elegant solution is a hardware structure known as the "reorder buffer". One reason for calling it an "elegant solution" is it
 also enables "virtual memory" (Slide Set 12) by supporting an
 execution model known as "precise exceptions".

Learning Objectives

After we finish this set of slides you should be able to:

- Explain the motivation for using a reorder buffer and how a reorder buffer operates.
- Define multiple instruction issue and explain the motivation for using it.
- List two approaches to achieving multiple instruction issue
- Evaluate the timing of a processor using multiple issue and Tomasulo's algorithm.
- Evaluate the timing of a processor using multiple issue, Tomasulo's algorithm and a reorder buffer.
- Define what an exception is and list several categories of exceptions.
- Explain what is meant by a precise exception.
- Explain how the reorder buffer supports precise exceptions.

```
DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104

BEQZ R3,Label ; F:2, D:3, I:4, X:105 ("not taken")
```

branch predicted "taken" on cycle 2

Label: DMUL R4,R4,R2 ; F:3, D:4, I:5, X:6, W:?

```
DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104
```

BEQZ R3,Label ; F:2, D:3, I:4, X:105 ("not taken")

branch predicted "taken" on cycle 2

Label: DMUL R4,R4,R2 ; F:3, D:4, I:5, X:6, W:?

Consider the short program above. Assume this code runs on a pipeline using Tomasulo's algorithm as described in Slide Set 7. Also, a branch predictor is used and predicts the branch is taken. This enables the DMUL to start execution before the correct outcome of the branch is known.

"S:N" means in stage S on cycle N. The pipeline stages are: F=fetch, D=decode, I=issue, X= execute begin, W=write result. BEQZ is resolved in "X". DMUL takes 10 cycles to execute.

DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104

BEQZ R3,Label ; F:2, D:3, I:4, X:105 ("not taken")

branch predicted "taken" on cycle 2

Label: DMUL R4,R4,R2 ; F:3, D:4, I:5, X:6, W:?

Consider the short program above. Assume this code runs on a pipeline using Tomasulo's algorithm as described in Slide Set 7. Also, a branch predictor is used and predicts the branch is taken. This enables the DMUL to start execution before the correct outcome of the branch is known.

"S:N" means in stage S on cycle N. The pipeline stages are: F=fetch, D=decode, I=issue, X= execute begin, W=write result. BEQZ is resolved in "X". DMUL takes 10 cycles to execute.

Can DMUL write to common data bus on cycle 16 or does it need to wait until the correct branch outcome is known?

A: Write on clock cycle 16

B: Wait until correct branch outcome known on clock cycle 105

C: Not sure

DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104

BEQZ R3,Label ; F:2, D:3, I:4, X:105 ("not taken")

branch predicted "taken" on cycle 2

Label: DMUL R4,R4,R2 ; F:3, D:4, I:5, X:6, W:?

Consider the short program above. Assume this code runs on a pipeline using Tomasulo's algorithm as described in Slide Set 7. Also, a branch predictor is used and predicts the branch is taken. This enables the DMUL to start execution before the correct outcome of the branch is known.

"S:N" means in stage S on cycle N. The pipeline stages are: F=fetch, D=decode, I=issue, X= execute begin, W=write result. BEQZ is resolved in "X". DMUL takes 10 cycles to execute.

Can DMUL write to common data bus on cycle 16 or does it need to wait until the correct branch outcome is known?

A: Write on clock cycle 16

B: Wait until correct branch outcome known on clock cycle 105 ✓

C: Not sure

```
DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104

BEQZ R3,Label; F:2, D:3, I:4, X:105 ("not taken")

... branch predicted "taken" on cycle 2

Label: DMUL R4,R4,R2; F:3, D:4, I:5, X:6, W:?
```

```
DIVD R3,R1,R2; F:1, D:2, I:3, X:4, W:104
BEQZ R3,Label; F:2, D:3, I:4, X:105 ("not taken")
... branch predicted "taken" on cycle 2
```

Label: DMUL R4,R4,R2 ; F:3, D:4, I:5, X:6, W:?

Goal: Support execution of instructions fetched following a branch prediction <u>before</u> we know if the prediction is correct. Above: Want to execute and broadcast result of DMUL "speculatively" long before branch resolved on cycle 105.


Problem: Such instructions should not update register file because branch might have been predicted incorrectly. Above: cannot let DMUL write to register file until control hazard resolved.

The Reorder Buffer (ROB)

- An elegant solution to this problem is a hardware structure known as a "Reorder Buffer" (ROB).
- The reorder buffer is used to divide the "writeback" step into two separate steps: "instruction completion" and "instruction commit".
- An instruction enters "instruction completion" when it finishes execution.
 - Instruction broadcasts result on the CDB so dependent instructions can begin execution.
 - However, register file <u>not</u> updated yet.
 - Instead, the result is "buffered" in the reorder buffer to be written into the register file later.
- An instruction enters "instruction commit" when it is the <u>oldest</u> instruction that has completed (and is free from "exceptions").
 - Writes results to register file


The Reorder Buffer (ROB)


Pipeline stages: fetch, decode, issue, execute, complete, commit





The Reorder Buffer (ROB)


- The Reorder Buffer (ROB) maintains a "window" of dynamic instructions currently in the pipeline.
- The instructions are stored in "first-in first-out" order. That is, the order originally specified by the programmer). Entry allocated in ROB during issue at same time as a reservation station is allocated.
- Each ROB entry contains the instruction's PC, destination register number, destination register value, and an execution status flag.
- To make it easier to update the ROB after an instruction executes and to enable easy lookup of results buffered in the ROB but not yet written to the register file we use the ROB entry of the instruction as the tag for renaming instead of reservation station ID.






































Exceptions

- So far, we have considered how to design hardware to support higher performance execution of a program, but we assumed we can always execute an instruction.
- What happens if an instruction cannot complete or the program needs to ask the operating system to do something?
- If there is a bug, the program might tell the hardware to do something that is impossible. For example, divide by zero, or read/write the wrong location in memory. Another reason an instruction might not be able to complete is related to virtual memory.
- We call these "special cases" <u>exceptions</u>.
- The hardware detects exceptions and has a special program run that either handles the exception, or passes control to the operating system. The OS may handle the exception or end the program.

Exceptions

- Exceptions are also sometimes referred to "interrupts", or "faults".
 We'll just call them all "exceptions".
- Generally they require transfer of control to the operating system (OS) or other software "handler" routine.
- Causes:
 - I/O device request
 - Invoking an OS service from a user program
 - Page fault
 - Memory protection violation
 - FP arithmetic anomaly
 - Integer arithmetic overflow
 - etc...

Categories of Exceptions


- Synchronous versus Asynchronous
 - Async: external device or hardware failure.
- User requested versus coerced
 - user requested => handle after instruction
- User maskable versus user nonmaskable
 - e.g., overflow can be masked (ignored) by user.
- Within versus between instructions
 - within => hard
- Resume Versus terminate
 - terminate => easier

Most challenging, but very important => required for supporting "virtual memory" (which we will talk about later).


Exceptions in an In-order Pipeline


- Upon detection of exception:
 - Force first instruction of an exception handler upon next IF
 - 2. Turn off control signals for all instructions after and including "faulting instruction" (i.e., convert them to "nops" / "squash" them)
 - 3. After exception handling routine gets control, save PC of faulting instruction (or N+1 PCs if delayed branch with N delay slots)


Exception Handling Support





Exception Handling Support















Exception Handling Support



First instruction of handler


PAT06F43.eps

After exception handled...

RFE instruction restarts pipeline (MIPS)

Precise Exceptions


 If hardware guarantees that ALL instructions before faulting instruction have updated programmer visible state (i.e., R1...R31, memory) and NONE after (and including) faulting instruction have updated programmer visible state, then pipeline is said to support precise exceptions.



Precise Exceptions?

- Both Scoreboard and Tomasulo have:
 - In-order issue, out-of-order execution, out-of-order completion
- Out-of-order completion means that interrupts are not precise
- Need way to "resynchronize" execution with instruction stream
 - Easiest way is with reorder buffer

Memory Dependencies



```
SD R5,0(R2)
LD R6,0(R3)
```

Memory Disamb

Example:

Can "LD R6, 0(R3)" read memory before "SD R5,0(R2)" writes memory in this example?

A: Yes, definitely it can

B: Maybe

C: No, definitely not

D: Not sure

Memory Disamb

Example:

Can "LD R6, 0(R3)" read memory before "SD R5,0(R2)" writes memory in this example?

A: Yes, definitely it can

B: Maybe ✓

C: No, definitely not

D: Not sure

```
SD R5,0(R2)
LD R6,0(R3)
```

Example:

```
SD R5,0(R2)
LD R6,0(R3)
```

 If LD wants to read from a different location than the SD wants to write to, it is safe for the LD to read memory *before* the SD writes memory?

```
SD R5,0(R2)
LD R6,0(R3)
```

- If LD wants to read from a different location than the SD wants to write to, it is safe for the LD to read memory *before* the SD writes memory?
- Is this useful? Yes! Turns out to be very useful in out-of-order processors (e.g., Core i7 tries to do this).

```
SD R5,0(R2)
LD R6,0(R3)
```

- If LD wants to read from a different location than the SD wants to write to, it is safe for the LD to read memory *before* the SD writes memory?
- Is this useful? Yes! Turns out to be very useful in out-of-order processors (e.g., Core i7 tries to do this).
- When can LD read memory? Naïve answer is that we are not allowed to start load until we know that address 0(R2) ≠ 0(R3). More details next slide.

```
SD R5,0(R2)
LD R6,0(R3)
```

- If LD wants to read from a different location than the SD wants to write to, it is safe for the LD to read memory *before* the SD writes memory?
- Is this useful? Yes! Turns out to be very useful in out-of-order processors (e.g., Core i7 tries to do this).
- When can LD read memory? Naïve answer is that we are not allowed to start load until we know that address 0(R2) ≠ 0(R3). More details next slide.
- More sophisticated answer (Andreas Moshovos, University of Toronto): "Predict" whether or not they are dependent (called "dependence prediction") and use reorder buffer to fixup if we are wrong. We won't talk more about this (I do talk about it in EECE 527).

 Add "store queue" to keep track of all outstanding stores to memory, in program order.

- Add "store queue" to keep track of all outstanding stores to memory, in program order.
 - Keep track of address (when becomes available) and value (when becomes available)
 - FIFO ordering: retire stores from this buffer in program order

- Add "store queue" to keep track of all outstanding stores to memory, in program order.
 - Keep track of address (when becomes available) and value (when becomes available)
 - FIFO ordering: retire stores from this buffer in program order
- When issuing a load, record current head of store queue (know which stores are ahead of you).

- Add "store queue" to keep track of all outstanding stores to memory, in program order.
 - Keep track of address (when becomes available) and value (when becomes available)
 - FIFO ordering: retire stores from this buffer in program order
- When issuing a load, record current head of store queue (know which stores are ahead of you).
- When have address for load, check store queue:
 - If any store prior to load is waiting for its address, stall load.
 - If load address matches earlier store address (associative lookup), then we have a *memory-induced RAW hazard*:
 - store value available ⇒ return value
 - store value not available ⇒ return ROB number of source
 - Otherwise, send out request to memory

- Add "store queue" to keep track of all outstanding stores to memory, in program order.
 - Keep track of address (when becomes available) and value (when becomes available)
 - FIFO ordering: retire stores from this buffer in program order
- When issuing a load, record current head of store queue (know which stores are ahead of you).
- When have address for load, check store queue:
 - If any store prior to load is waiting for its address, stall load.
 - If load address matches earlier store address (associative lookup), then we have a *memory-induced RAW hazard*:
 - store value available ⇒ return value
 - store value not available ⇒ return ROB number of source
 - Otherwise, send out request to memory
- Stores modify memory during commit, which is "in order", and this
 prevents WAR/WAW hazards through memory.

Pipeline CPI = Ideal CPI

- + Structural stalls
- + Data hazard stalls
- + Control hazard stalls

Have looked at how to remove/reduce stalls: pipelining, forwarding, out-of-order execution, branch prediction, speculative execution.

Pipeline CPI = Ideal CPI

- + Structural stalls
- + Data hazard stalls
- + Control hazard stalls

Have looked at how to remove/reduce stalls: pipelining, forwarding, out-of-order execution, branch prediction, speculative execution.

Can we reduce "Ideal CPI"?

Ideal CPI limited by rate at which instructions issued: 1 per cycle.

Pipeline CPI = Ideal CPI

- + Structural stalls
- + Data hazard stalls
- + Control hazard stalls

Have looked at how to remove/reduce stalls: pipelining, forwarding, out-of-order execution, branch prediction, speculative execution.

- Ideal CPI limited by rate at which instructions issued: 1 per cycle.
- Modern microprocessors can achieve CPI < 1 by issuing more than one instruction per cycle.

Pipeline CPI = Ideal CPI

- + Structural stalls
- + Data hazard stalls
- + Control hazard stalls

Have looked at how to remove/reduce stalls: pipelining, forwarding, out-of-order execution, branch prediction, speculative execution.

- Ideal CPI limited by rate at which instructions issued: 1 per cycle.
- Modern microprocessors can achieve CPI < 1 by issuing more than one instruction per cycle.
- We will start to speak about average instructions per cycle (IPC)

Pipeline CPI = Ideal CPI

- + Structural stalls
- + Data hazard stalls
- + Control hazard stalls

Have looked at how to remove/reduce stalls: pipelining, forwarding, out-of-order execution, branch prediction, speculative execution.

- Ideal CPI limited by rate at which instructions issued: 1 per cycle.
- Modern microprocessors can achieve CPI < 1 by issuing more than one instruction per cycle.
- We will start to speak about average instructions per cycle (IPC)
- IPC = (1/CPI)

Multiple Instruction Issue

We will just call it "multiple issue"


Multiple Instruction Issue

- We will just call it "multiple issue"
- Two types of multiple issue processor
 - Superscalar
 - Dynamic issue varying number of instructions per cycle.
 - Statically or dynamically scheduled execution order
 - i.e., in order, out of order w/ or w/o speculative execution


Multiple Instruction Issue

- We will just call it "multiple issue"
- Two types of multiple issue processor
 - Superscalar
 - Dynamic issue varying number of instructions per cycle.
 - Statically or dynamically scheduled execution order
 - i.e., in order, out of order w/ or w/o speculative execution
 - VLIW (very long instruction word)
 - Static issue fixed number of instructions per cycle.
 - Statically scheduled execution

Inorder Superscalar Pipeline



3-wide Superscalar




486

Pentium

(2-wide superscalar)

Statically Scheduled Superscalar

- Issue up to N instructions per cycle (where N is the "issue width" of the processor).
- Issue: Check each instruction for hazards with earlier instructions in program order issued this cycle, as well as against all earlier instructions still in execution.



Above: Comparisons to avoid RAW, WAR, and WAW hazards in a 3-wide in-order superscalar.

2-Issue In-order Superscalar

	Clock Number							
	1	2	3	4	5	6	7	8
integer instruction	IF	ID	EX	MEM	WB			
FP instruction	IF	ID	EX	EX	EX	WB		
integer instruction		IF	ID	EX	MEM	WB		
FP instruction		IF	ID	EX	EX	EX	WB	
integer instruction			IF	ID	EX	MEM	WB	
FP instruction			IF	ID	EX	EX	EX	WB

- Issue restriction: At most <u>one</u> Integer and <u>one</u> Floating Point operation can issue per cycle (this organization was used in the HP 7100 processor).
- Challenge maintaining peak throughput: Next 3 instructions cannot use result of load; branch delay 4-5 instructions (if resolve in execute).

2-Issue In-order S Assuming branch resolved in execute, what is the branch penalty measured in number of instructions squashed/flushed on a branch misprediction?

				Cloc	A: 1 instruction B: 2-3 instructions C: 4-5 instructions				
	1	2	3	4 (
integer instruction	IF	ID	EX		D: 6-7 instructions E: Not sure				
FP instruction	IF	ID	EX	EX					
integer instruction		IF	ID	EX	MEM	WB			
FP instruction		IF	ID	EX	EX	EX	WB		
integer instruction			IF	ID	EX	MEM	WB		
FP instruction			IF	ID	EX	EX	EX	WB	

- Issue restriction: At most <u>one</u> Integer and <u>one</u> Floating Point operation can issue per cycle (this organization was used in the HP 7100 processor).
- Challenge maintaining peak throughput: Next 3 instructions cannot use result of load; branch delay 4-5 instructions (if resolve in execute).

2-Issue In-order S Assuming branch resolved in execute, what is the branch penalty measured in number of instructions squashed/flushed on a branch misprediction?

					A: 1 ins 3: 2-3 ii	truction estruction) One		
	1	2	3		C: 4-5 ii	nstructi	ons √		
integer instruction	IF	ID	EX	MEM	D. C. 7 in atmostices				
FP instruction	IF	ID	EX	EX	NOUS	sui C			
integer instruction		IF	ID	EX	MEM	WB			
FP instruction		IF	ID	EX	EX	EX	WB		
integer instruction			IF	ID	EX	MEM	WB		
FP instruction			IF	ID	EX	EX	EX	WB	

- Issue restriction: At most one Integer and one Floating Point operation can issue per cycle (this organization was used in the HP 7100 processor).
- Challenge maintaining peak throughput: Next 3 instructions cannot use result of load; branch delay 4-5 instructions (if resolve in execute).

2-Issue In-order Superscalar

	Clock Number							
	1	2	3	4	5	6	7	8
integer instruction	IF	ID	EX	MEM	WB			
FP instruction	IF	ID	EX	EX	EX	WB		
integer instruction		IF	ID	EX	MEM	WB		
FP instruction		IF	ID	EX	EX	EX	WB	
integer instruction			IF	ID	EX	MEM	WB	
FP instruction			IF	ID	EX	EX	EX	WB

- Issue restriction: At most <u>one</u> Integer and <u>one</u> Floating Point operation can issue per cycle (this organization was used in the HP 7100 processor).
- Challenge maintaining peak throughput: Next 3 instructions cannot use result of load; branch delay 4-5 instructions (if resolve in execute).

Very Long Instruction Word (VLIW)


- In a superscalar processor, we need to check for dependencies between instructions before they can be issued in parallel.
- Each time we fetch and decode the same group of instructions we will find the same dependencies (through registers).
- Why not let the compiler search for these dependencies and groups of instructions that are known to be independent? This is how a VLIW processor works
- Drawbacks:
 - Need to explicitly encode "no ops" for units that do not have an operation.
 - Hard to predict which memory access instructions miss in cache
 - Need to use profile feedback to find "hot traces" in program to extract instruction level parallelism
 - Memory dependencies hard to determine in compiler

Inst N:	ADD.D F1,F1,F4	NOP	L.D F7, 0(R1)	DSUBI R2,R2,#1	NOP	
Inst N+1:	ADD.D F1,F1,F7	MUL.D F4,F5,F6	NOP	DSUBI R2,R2,#1	BEQZ R2, Loop	

Multiple Issue w/ Dynamic Scheduling

- Use extension of Tomasulo's algorithm.
- Benefits:
 - Overcome data hazards
 - Overcome issue restrictions
- Key challenge: for each instruction in issue packet, in program order
 - Assign reservation station and update pipeline control tables
- Two approaches to overcome this challenge:
 - Run this step at higher clock frequency (i.e., do in half a clock cycle for 2-wide superscalar)
 - Add logic to perform operation on multiple (e.g., 2) instructions at once.

Tomasulo Organization (with two-wide issue)



Example

Loop: L.D F0,0(R1) ; F0-array element
ADD.D F4,F0,F2 ; add scalar in F2

S.D F^4 ,0(F1); store result

DADDIU R1,R1,#-8; decrement pointer 8 bytes (per DW)

BNE R1,R2,Loop; branch R1 != R2

Assumptions:

- (1) 2-wide issue
- (2) Infinite number of reservation stations
- (3) Perfect branch prediction (let's do three iterations of loop); separate branch unit.
- (4) Issue instruction from target of taken branch 1 cycle after branch (due to fetch restrictions)
- (5) One Integer Unit (handles load/store effective address calculation)
- (6) Separate FP Function Unit for each type of FP operation
- (7) Issue and Write Results take one cycle
- (8) Latencies: One cycle for integer ALU; two cycles for loads; three cycles for FP adds
- (9) Two CDBs
- (10) Load/Store effective address calculation "decoupled" from memory access (e.g., compute effective address as soon as possible, even if data to store to memory is not available)
- (11) NO Reorder Buffer

Iteration number	Instruct	lons	Issues at	Executes	Memory access at	Write CDB at	Comment	
1	L.D	F0,0(R1)	1				First issue	
1	ABD.D	F4,F0,F2	1					
1	S.D	F4,0(R1)						
1	DADDOU	R1,R1,4-8						
1	BNE	R1,R2,Loop						1
2	1.0	F0,0(R1)						
2	ADC.D	F4,F0,F2						
2	S.D	F4,0(R1)						
2	DACCIU	R1,R1,#-8						
2	BNE	R1,R2,Loop					1	100
3	L.D	F0,0(R1)						
3	ADD.D	F4,F0,F2						
3	S.D	F4,0(R1)						
3	DAAGTU	R1,R1,#+8						
3	BNE	R1,R2,Loop						1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

teration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1		-		First issue
1	ABD.D	F4,F0,F2	1				
1	S.D	F4,0(R1)					
1	DADDOU	R1,R1,#-8					
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2				••••
3		• • • • • • • •		•••••
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			1000	
20				

teration	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	-		First issue
1	ABD.D	F4,F0,F2	1				
1	S.D	F4,0(R1)					
1	DADDOU	R1,R1,4-8					
1	BNE	R1,R2,Loop					<u> </u>
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					17/11
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	
2	1/ L.D			
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Execute ADD.D on cycle 2?

Yes, very sure Yes, but not sure Not sure

No, but not sure No, very sure

teration	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2			First issue
1	ABD.D	F4,F0,F2	1				
1	S.D	F4,0(R1)					
1	DADDOU	R1,R1,4-8					
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3				••••
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Execute ADD.D on cycle 2?

Yes, very sure Yes, but not sure Not sure

D: No, but not sure E: No, very sure ✓

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	-		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)					
1	DADDOU	R1,R1,4-8					
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BME	R1,R2,Loop					7

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	I/L.D			
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2			First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2				
1	DADDOU	R1,R1,4-8	2				
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	I/L.D			••••
3				•
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2			First issue
1		F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2				
1	DADDOU	R1,R1,4-8	2				
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

teration	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	\$.D	F4,0(R1)	2				
1	DADDOU	R1,R1,4-8	2				
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					1
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4.0(R1)					
3	DAADIU	R1,R1,#-8					
3	BME	R1,RZ,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D	• • • • • • • •		••••
3			1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Examp

Execute S.D on cycle 3?

A: Yes, very sure B: Yes, but not sure C: Not sure

D: No, but not sure E: No, very sure

Clock Cycle: 3

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment	
1	L.D	F0,0(R1)	1	2	3		First issue	
1	ABD.D	F4,F0,F2	1				Wait for L.D	
- 1	S.D	F4,0(R1)	2					
1	DADDOU	R1,R1,#-8	2					
1	BNE	R1,R2,Loop						
2	1.0	F0,0(R1)						
2	ADD.D	F4,F0,F2						
2	S.D	F4,0(R1)						
2	DACCIU	R1,R1,#-8						
2	BNE	R1,R2,Loop						
3	L.D	F0,0(R1)						
3	ADD.D	F4,F0,F2						
3	S.D	F4,0(R1)						
3	DAADIU	R1,R1,#+8						
3	BNE	R1,R2,Loop						

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	I/L.D	• • • • • • • •		••••
3			1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

asulo

Examp

Execute S.D on cycle 3?

A: Yes, very sure ✓
B: Yes, but not sure
C: Not sure

No, but not sure No, very sure

Clock Cycle: 3

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment	
1	L.D	F0,0(R1)	1	2	3		First issue	
1	ABD.D	F4,F0,F2	1				Wait for L.D	
- 1	S.D	F4,0(R1)	2	3				
1	DADDOU	R1,R1,#-8	2					
1	BNE	R1,R2,Loop						9
2	1.0	F0,0(R1)						
2	ADD.D	F4,F0,F2						
2	S.D	F4,0(R1)						
2	DACCIU	R1,R1,#-8						
2	BNE	R1,R2,Loop						
3	L.D	F0,0(R1)						
3	ADD.D	F4,F0,F2						
3	S.D	F4,0(R1)						
3	DAADIU	R1,R1,#+8						
3	BNE	R1,R2,Loop						

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D	• • • • • • • •		••••
3	1/\$.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

asulo

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,#-8	2				
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,RZ,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D	• • • • • • • •		••••
3	1/\$.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 3

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	\$.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,#-8	2				
1	BNE	R1,R2,Loop					
2	L.D	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4.0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#-8					
3	BNE	R1,R2,Loop					

Execute DADDIU on cycle 3?

A: Yes, very sure B: Yes, but not sure C: Not sure

No, but not sure No, very sure

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D	• • • • • • • •		••••
3	1/\$.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 3

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,#-8	2	-			Wait for ALU
1	BNE	R1,R2,Loop					
2	1.0	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Execute DADDIU on cycle 3?

A: Yes, very sure
B: Yes, but not sure

No, but not sure No, very sure ✓

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D	• • • • • • • •		••••
3	1/\$.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3		First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,4-8	2				Wait for ALU
1	BNE	R1,R2,Loop	3				
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
. 2	1/ L.D	• • • • • • • •		••••
3	1/\$.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment	
1	L.D	F0,0(R1)	1	2	3		First issue	
1	ABD.D	F4,F0,F2	1				Wait for L.D	
1	S.D	F4,0(R1)	2	3				
1	DADDOU	R1,R1,4-8	2				Wait for ALU	
1	BNE	R1,R2,Loop	3					
2	1.0	F0,0(R1)						
2	ADC.D	F4,F0,F2						
2	S.D	F4,0(R1)						
2	DACCIU	R1,R1,#-8						
2	BNE	R1,R2,Loop					1	
3	L.D	F0,0(R1)						
3	ADD.D	F4,F0,F2						
3	S.D	F4,0(R1)						
3	DAADIU	R1,R1,#+8						
3	BNE	R1,R2,Loop						

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,#-8	2				Wait for ALU
1	BNE	R1,R2,Loop	3				
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
	1/5.0		1/L.D	
4				1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 4

teration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			
1	DADDOU	R1,R1,#-8	2				Wait for ALU
1	BNE	R1,R2,Loop	3				
2	1.0	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#-8					
3	BNE	R1,R2,Loop					

S.D access memory on cycle 4?

A: Yes, very sure B: Yes, but not sure C: Not sure

D: No, but not sure E: No, very sure

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4				1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,4-8	2				Wait for ALU
1	BNE	R1,R2,Loop	3				
2	1.0	F0,0(R1)					
2	ADC.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
	1/5.0	• • • • • • • •	1/L.D	
4				1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

Execute DADDUI on cycle 4?

A: Yes, very sure
B: Yes, but not sure
C: Not sure

No, but not sure No, very sure

Examp

Clock Cycle: 4

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	\$.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2				Wait for ALU
1	BNE	R1,R2,Loop	3				
2	1.0	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,L000					
3	L.D	F0,0(R1) .					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
	1/5.0		1/L.D	
4				1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

asulo

Examp

Execute DADDUI on cycle 4?

A: Yes, very sure ✓
B: Yes, but not sure
C: Not sure
D: No, but not sure
E: No, very sure

C	oc	k (Cy	/C	e:	4
---	----	-----	----	----	----	---

teration	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	\$.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4			Wait for ALU
1	BNE	R1,R2,Loop	3				
2	L.D	F0,0(R1)					
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					
3	BNE	R1,R2,Loop					, i

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

asulo

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4			Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD10
2	1.0	F0,0(R1)				-	
2	ADD.D	F4,F0,F2					
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					
3	BME	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
. 3	1/5.0	•••••	1/L.D	
4	1 / DADD1U			1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD.D
1	DADDOU	R1,R1,#-8	2	4			Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD10
2	1.0	F0,0(R1)	-4				
2	ADC.D	F4,F0,F2	- 4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
1	1/5.0	• • • • • • • •	1/L.D	
4	1 / DADD1U			1/ L.D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1				Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4			Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4				
2	ADD.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
-4	1 / DADD1U			1/ L . D
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	.5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDIU	R1,R1,#-8	2	4			Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4				
2	ADC.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
-4	1 / DADD1U			1/ L.D
5		1/A00.0		
6				••••
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			100	
20				

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDIU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4				
2	ADD.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
- 4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 5

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1		F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5.	Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4				
2	ADD.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)	1				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Execute 2/L.D on cycle 5?

A: Yes, very sure B: Yes, but not sure C: Not sure

D: No, but not sure E: No, very sure

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
- 4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 5

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	- 5			Wait for L.D
1	\$.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5.	Wait for ALU
1	BNE	R1,R2,Loop	3				Wait for DADD1U
2	L.D	F0,0(R1)	4				Wait for BNE complete
2	ADD.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					9
2	BNE	R1,R2,Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#-8					3
3	BNE	R1,R2,Loop					

Execute 2/L.D on cycle 5?

Yes, very sure Yes, but not sure Not sure

D: No, but not sure E: No, very sure ✓

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 5

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5.	Wait for ALU
1	BNE	R1, N2, Loop	3				Wait for DADD1U
2	L.D	F0,0(R1)	4			-	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					1
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					3
3	BNE	R1,R2,Loop					

Execute 2/L.D on cycle 5?

Yes, very sure Yes, but not sure Not sure

D: No, but not sure E: No, very sure ✓

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 5

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5.	Wait for ALU
1	BNE	R1,82,Loop	3				Wait for DADD1U
2	L.D	F0,0(R1)	4			-	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					1
2	BNE	R1,R2,L000					1
3	L.D	F0,0(R1)	,				
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					3
3	BNE	R1,R2,Loop					

Execute 2/L.D on cycle 5?

Yes, very sure Yes, but not sure Not sure

D: No, but not sure E: No, very sure ✓

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
-4	1 / DADD1U			1/ L.D
5		1/ADD.D		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R1,82,Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4			-	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4,0(R1)					
2	DACCIU	R1,R1,#-8					1
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					3
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
- 4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R1, N2, Loop	3				Wait for DADD1U
2	1.0	F0,0(R1)	4			-	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				
2	BACCIU	R1,R1,#-8	5				1
2	BNE	R1,R2,Loop					1
3	L.D	F0,0(R1)					
3	ADD.D	F4,F0,F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
- 4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

Clock Cycle: 5

beration	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment	Clock number	Integer ALU	FP ALU
·							First issue	2	1/ L.D	
-	L.D	F0,0(R1)	- ! -	2	3	4		3	1/5.0	
1	ABD.D	F4,F0,F2		- 5			Wait for L.D	4	1 / DADD1U	
1	S.D	F4,0(R1)	2	3			Wait for ADD . D			1/ACD.
1	DA000U	R1.R1.#-8	2	4		5	Wait for ALU		• • • • • • • • • • • • • • • • • • • •	1 / 100
1	BNE	RL N2, Loop	3				Wait for DADD1U	- 0		
2	1.0	F0.0(R1)	4				Wait for BNE complete	7		
2	ADD.D	F4, F0, F2	4				Wait for L.D	- 8		
2	S.D	F4,0(R1)	5					9		
2	BACCIU	R1,R1,#-8	5				1	10		
2	BNE	R . R2, Loop						11		
3	L.D	F0.4(R1)						12		
3	ADD.D	F4, F0, F2						13		
3	S.D	F4,0(R1)						14		
3	DAADIU	R1,R1,#-8						15		
3	BNE	R1,R2,Loop						16		
								17		
								18		_

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Data cache

1/L.D

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3				Wait for DADD1U
2	L.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5			77.7	
2	DACCIU	R1,R1,#-8	5				9
2	BNE	R . R2, Loop					1
3	L.D	F0.0(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#-8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	- 6			Wait for DADD1U
2	1.0	F0.0(R1)	4			_	Wait for BNE complete
2		F4, F0, F2	4				Wait for L.D
2	S.D	F4.0(R1)	5				
2	DACCIU	R1,R1,#-8	5				1
2	BNE	R R2, Loop					
3	L.D	F0,0(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	81,R1,#+8					
3	BNE	R1.R2.Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.55	
20				

- Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Clock Cycle: 6

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	\$.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	- 6			Wait for DADD1U
2	L.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4.0(R1)	5				
2	DACCIU	R1,R1,#-8	5				4
2	BNE	R R2, Loop					1
3	L.D	F0,4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#+8					3
3	BNE	R1,R2,Loop					

Execute	2/L.2	on c	ycle 6?
---------	-------	------	---------

A: Yes, very sure
B: Yes, but not sure
C: Not sure

No, but not sure

E: No, very sure

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Example: 2-issue w/ To

Execute 2/L.2 on cycle 6?

No, but not sure No, very sure ✓

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				
2	DACCIU	R1,R1,#-8	5				4
2	BNE	R R2,Loop					
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAAGTU	R1,R1,#-8					3
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			J	
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				4
2	BNE	R R2,Loop					
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	81,R1,#-8					3
3	BNE	R1,R2,Loop					1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			J	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	- 6			Wait for DADD1U
2	L.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop					
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU						9
3	BNE	R1.RZ.Loop					1 1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			J	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2,Loop	6				
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	81,R1,#-8					3
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4			_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R _R2,Loop	6				1
3	L.D	F0.0(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIO
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.8
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5			77.7	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2,Loop	6				Wait for 0A001U
3	L.D	F0.4(R1)					
3	ADD.D	F4, F0, F2					
3	S.D	F4,0(R1)					
3	DAADIU	81,R1,#-8					3
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0A001U
3	L.D	F0,0(R1)	. 7				
3	ADD.D	F4, F0, F2	7				
3	S.D	F4,0(R1)					
3	DAADIU	81,R1,#+8					
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5			Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R .R2,Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				
3	ADD.D	F4, F0, F2	7				
3	S.D	F4,0(R1)					
3	DAADIU						1
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.8
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				
3	ADD.D	F4, F0, F2	7				
3	S.D	F4,0(R1)					
3	DAADIU						9
3	BNE	R1.RZ.Loop					1 1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8				1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			100	
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Clock Cycle: 8

2/L.D access memory on cycle 8 (before 1/S.D)?

asulo

A: Yes, very sure B: Yes, but not sure C: Not sure

No, but not sure No, very sure

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7		_	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4,0(R1)	5				Wait for ADD.B
2	DACCIU		5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				
3	ADD.D	F4, F0, F2	7				
3	S.D	F4,0(R1)					
3	DAADIU						3
3	BNE	R1.R2.Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1 / DADDII
6				
7	2/L.D			
8				1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Exam

Clock Cycle: 8

2/L.D access memory on cycle 8 (before 1/S.D)?

asulo

A: Yes, very sure ✓
B: Yes, but not sure
C: Not sure

No, but not sure

No, very sure

teration	Instructions	Issues at	Executes	Memory access at	Write CDB at	Comment	Clock number	Integer ALU	FP ALU	Data cac
		1	2	3	4	First issue	2	I/L.D		
-	L.D F0,0(R1)	-:-					3	1/5.0		1/L.D
1	ABD.D F4,F0,F2	- 1	3		8	Wait for L.D	4	1/0A001U		
1	S.D F4,0(R1)	2	3			Wait for ADD . D		.,	1 /400 0	
1	DADDOU PL.R1.#-8	2	4		5	Wait for ALU	- 3		1/A00.D	
1	BNE R. 12, Loop	3	6			Wait for DADD1U	6			
2	L.D FC.Q(R1)	4	7	8		Wait for BNE complete	7	2/L.0		
2	ADD.D F4,F0 F2	4				Wait for L.D	8			2/L.D
2	S.D F4,0(R1)	5				Wait for ADD.B	9			
2	DACCIU R1,R1,#-8	5				Wait for ALU	10			
2	BNE R R2, Loop	6				Wait for 0AD01U	11			
3	L.D F0.4(R1)	. 7					12			
3	ADD.D F4,F0,F2	7					13			
3	S.D F4,0(R1)						14			
3	DAADIU 81,81,#-8						15			
3	BME R1,R2,Loop						16			
							17			
							18			

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

CDB

1/ L.D

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7	8		Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				
3	ADD.D	F4, F0, F2	7				
3	S.D	F4,0(R1)					
3	DAADIU						9
3	BNE	R1.RZ.Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0,4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4,F0,F2	7				
3	S.D	F4,0(R1)					
3	DAADIU	R1,R1,#+8					3
3	BNE	R1,R2,Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			5.50	
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8		Wait for BNE complete
2	ADC.D	F4,F0,F2	4		1,000		Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)					
3	DAAGTU						9
3	BNE	R1,R2,Loop					1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIO
6				
7	2/L.D			
8	2/5.0		2/L.D	1/A00.0
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		- 8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DA001U	PL,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8		Wait for BNE complete
2	ADC.D	F4, F0, F2	4		1,000		Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				
3	DAADIU	R1,R1,#-8	8				9
3	BNE	R1.R2.Loop					100

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIO
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3			Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7	8		Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				
3	DAADIU		8				9
3	BNE	R1.R2.Loop					100

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/\$.0		2/L.D	1/ADD.D
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			58.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	_	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2,Loop	6				Wait for 0A001U
3	L.D	F0.4(R1)	. 7				Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				
3	DAADIU	81,R1,#-8	8				3
3	BNE	R1,R2,Loop					1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9			1/\$.0	
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5				Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				
3	DAADIU	81,R1,#-8	8				9
3	BNE	R1.R2.Loop					1 1 1 1 1 1 1 1

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9			1/\$.0	2/L.0
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

- Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	- 9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0A001U
3	L.D	F0.4(R1)	. 7				Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				
3	DAADIU	81,R1,#-8	8				3
3	BNE	R1.RZ.Loop					

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/\$.0	2/L.0
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	RL N2, Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4,F0,F2	4				Wait for L.D
2	S.D	F4.0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	- 9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0,0(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for A00.0
3	DAADIU	R1,R1,#+8	8				1
3	BNE	R1.R2.Loop					19

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/\$.0	2/L.0
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

- Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	RL N2, Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	- 9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0,0(R1)	. 7				Wait for BNE complete
3	ADD.D	F4,F0,F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for A00.0
3	DAADIU	81,R1,#+8	8				Wait for ALU
3	BNE	R1.R2.Loop					1.0

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/\$.0	2/L.0
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			0.00	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

teration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	\$.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	RL N2, Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2		R1,R1,#-8	5	- 9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0A001U
3	L.D	F0,0(R1)	. 7				Wait for 8NE complete
3	ADD.D	F4,F0,F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for A00.0
3	DAADIU	81,R1,#+8	8				Wait for ALU
3	BME	R1.R2.Loop	9				

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A00IU		1/\$.0	2/4.0
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4				Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU		8				Wait for ALU
3	BNE	R1.R2.Loop	9				100

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10				
11				
12				
13				
14				
15				
16				
17				
18				
19			58.50	
20				

- Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8		77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9			Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU		8				Wait for ALU
3	BNE	R1.R2.Loop	9				100

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DADDOU	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU		8				Wait for ALU
3	BNE	R1.R2.Loop	9				100

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10			Wait for L.D
2	S.D	F4.0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6				Wait for DADD1U
3	L.D	F0,0(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	81,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12				
13				
14				
15				
16				
17				
18				
19			54.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6				Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1,R2,Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10			Wait for L.D
2	S.D	F4.0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU		8				Wait for ALU
3	BNE	R1,R2,Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2 / DADDIU
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7				Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12				
13				
14				
15				
16				
17				
18				
19			58.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DADDOU	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2,Loop	6	- 11			Wait for 0A001U
3	L.D	F0.4(R1)	. 7	12			Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	81,R1,#-8	8				Wait for ALU
3	BNE	R1,R2,Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10			Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12			Wait for 8NE complete
3	ADD.D	F4,F0,F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1,R2,Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13				
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0,0(R1)	. 7	12			Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	81,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13				2/ADD.D
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2,L000	6	- 11			Wait for DADD1U
3	L.D	F0.4(R1)	. 7	12	13		Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8				Wait for ADD. D
3	DAADIU	81,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13			3/L.D	2/ADD.D
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13		Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADD1U
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14				
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N. Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8			Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0,0(R1)	. 7	12	13		Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14				
15				
16				
17				
18				
19			58.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,4(R1)	. 7	12	13		Wait for 8NE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	81,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14			2/S.D	
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8				Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADD1U
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14			2/5.0	3/L.0
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	RI 12, Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14			Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADD1U
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15				
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,0(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7				Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	81,R1,#-8	8	14			Wait for ALU
3	BNE	R1,R2,Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15				
16				
17				
18				
19			58.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14			Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/\$.0	2/L.0
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		
16				
17				
18				
19			5.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	R1,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14	7.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for 8NE complete
3	ADD.D	F4,F0,F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/\$.0	2/L.D
10		2/A00.0		2 / DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3 / DADD11
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14	7.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for 8NE complete
3	ADD.D	F4, F0, F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	81,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9				Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				
19				
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4,F0,F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				
19			J	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,0(R1)	. 7	12	13	14	Wait for 8NE complete
3	ADD.D	F4, F0, F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				
19			56.50	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,0(R1)	. 7	12	13	14	Wait for 8NE complete
3	ADD.D	F4, F0, F2	7	15			Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.D
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				
19			J	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	\$.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	L.D	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0,4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15		. 18	Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU		8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/S.D	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				3/ADD.D
19			V-5-	
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15		18	Wait for L.D
3	S.D	F4,0(R1)	8	13			Wait for ADD. D
3	DAADIU	81,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A00IU		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/S.D	3/L.0
15		3/ADO.D		3/DADDIU
16				
17				
18				3/ADD.D
19				
20				

- 1. Mark relevant dependencies (true deps)
- Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. N2,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2		F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14		Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for 0AD01U
3	L.D	F0,0(R1)	. 7	12	13	14	Wait for 8NE complete
3	ADD.D	F4, F0, F2	7	15		18	Wait for L.D
3	S.D	F4,0(R1)	8	13	19		Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.D		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A00IU		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/S.D	3/L.0
15		3/ADO.D		3/DADDIU
16				
17				
18				3/ADD.D
19			3/5.0	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	P1,R1,#-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADC.D	F4,F0,F2	4	10		13	Wait for L.D
2	S.D	F4,0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0.4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15		18	Wait for L.D
3	S.D	F4,0(R1)	8	13	19		Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/5.0		1/L.D	
4	1/0A001U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A00IU		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/S.D	3/L.0
15		3/ADD.D		3/DADDIU
16				
17				
18				3/ADD.D
19			3/5.0	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions
- Fetch Issue 15 instructions/9 cycles = 1.67 IPC

Iteration number	Instruct	ions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ABD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD . D
1	DA001U	PL,R1,4-8	2	4		5	Wait for ALU
1	BNE	R. 12,Loop	3	6			Wait for DADD1U
2	1.0	F0.0(R1)	4	7	8	9	Wait for BNE complete
2	ADD.D	F4, F0, F2	4	10		13	Wait for L.D
2	S.D	F4.0(R1)	5	8	14	77.	Wait for ADD.B
2	DACCIU	R1,R1,#-8	5	9		10	Wait for ALU
2	BNE	R R2, Loop	6	- 11			Wait for DADD1U
3	L.D	F0,4(R1)	. 7	12	13	14	Wait for BNE complete
3	ADD.D	F4, F0, F2	7	15		18	Wait for L.D
3	S.D	F4,0(R1)	8	13	19		Wait for ADD. D
3	DAADIU	R1,R1,#-8	8	14		15	Wait for ALU
3	BNE	R1.R2.Loop	9	16			Wait for DADBIU

Clock number	Integer ALU	FP ALU	Data cache	CDB
2	1/ L.D			
3	1/\$.0		1/L.D	
4	1 / DADD1U			1/ L.D
5		1/A00.0		1/DADDIU
6				
7	2/L.D			
8	2/5.0		2/L.D	1/ADD.D
9	2/0A001U		1/5.0	2/L.0
10		2/A00.0		2/DADDIU
11				
12	3/L.0			
13	3/5.0		3/L.D	2/ADD.D
14	3/0A001U		2/5.0	3/L.0
15		3/ADD.D		3 / DADD1U
16				
17				
18				3/ADD.D
19			3/5.0	
20				

- 1. Mark relevant dependencies (true deps)
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply scheduling algorithm + assumptions
- Fetch Issue 15 instructions/9 cycles = 1.67 IPC
- Execution Completion rate = 15 inst./16 cycles = 0.94 IPC (much less than 2)

Modified Example (extra Int ALU)

```
Loop:
           L.D
                       F0,0(R1)
                                         ; F0-array element
           ADD.D
                       F4,F0,F2
                                         ; add scalar in F2
           S.D
                       F4,0(F1)
                                         ; store result
           DADDIU
                       R1,R1,#-8
                                         ; decrement pointer 8 bytes (per DW)
           BNE
                       R1,R2,Loop
                                         ; branch R1 != R2
```

Changed Assumptions:

...

(5) Address Adder & Integer Unit

. . .

Modified Example, cont'd...

Iteration number	Instruct	tions	Issues at	Executes	Memory access at	Write CDB at	Comment
1	L.D	F0,0(R1)	1	2	3	4	First issue
1	ADD.D	F4,F0,F2	1	5		8	Wait for L.D
1	S.D	F4,0(R1)	2	3	9		Wait for ADD.D
1	DADDIU	R1,R1,#-8	2	3		4	Executes earlier
1	BNE	R1,R2,Loop	3	5			Wait for DADDIU
2	L.D	F0,0(R1)	4	6	7	8	Wait for BNE complete
2	ADD.D	F4,F0,F2	4	9		12	Wait for L.D
2	S.D	F4,0(R1)	5	7	13		Wait for ADD.D
2	DADDIU	R1,R1,∉-8	5	6		7	Executes earlier
2	BNE	R1,R2,Loop	6	8			Wait for DADDIU
3	L.D	F0,0(R1)	7	9	10	11	Wait for BNE complete
3	ADD.D	F4,F0,F2	7	12		15	Wait for L.D
3	S.D	F4,0(R1)	8	10	16		Wait for ADD.D
3	DADDIU	R1,R1,#-8	8	9		10	Executes earlier
3	BNE	R1,R2,Loop	9	11	199		Wait for DADDIU

- Execution completion rate: 3 cycles less (3/S.D vs 1/L.D: 16-4+1 = 13 vs. 16 cycles before) IPC = 15/13 = 1.15 (vs. 0.94)
- Performance limited by waiting for branch to resolve.

Modified Example, cont'd...

Clock number	Integer ALU	Address adder	FP ALU	Data cache	CDB #1	CDB #2
2		1/ L.D				
3	1 / DADDIU	1/S.D		1/ L.D	C - 4-8-0	
4					1/L.D	1 / DADDIU
5			1 / ADD.D			
6	2/DADDIU	2/L.D		100		
7		2/S.D		2/L.D	2/DADDIU	
8					1/ADD.D	2/L.D
9	3/DADDIU	3/L.D	2/ADD.D	1/S.D		
10		3/S.D		3/L.D	3 / DADDIU	
11	17				3/L.D	
12			3/ADD.D		2/ADD.D	
13				2/S.D		
14					0.907770	
15						3/ADD.D
16				3/S.D	7.5	

- Execution <u>completion</u> rate: 3 cycles less (3/S.D vs 1/L.D: 16-4+1 = 13 vs. 16 cycles before) IPC = 15/13 = 1.15 (vs. 0.94)
- Performance limited by waiting for branch to resolve.

teration number	Instruct	tions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)						
1	DADDIU	R2,R2,#1						
1	SD	R2,0(R1)						
1	DADDIU	R1,R1,						
1	BNE	R2,R3,L00P						8
2	LD	R2,0(R1)						
2	DADDIU	R2,R2,#1						
2	SD	R2,0(R1)						
2	DADDIU	R1,R1,						
2	BNE	R2,R3,L00P						
3	LD	R2,0(R1)						_
3	DADDIU	R2,R2,#1						3
3	SD	R2,0(R1)						
3	DADDIU	R1,R1,						
3	BNE	R2,R3,L00P						

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)						
1	DADDIU B2,R2,#1						
1	SD R2,0(R1)						
1	DADDIU R1,R1,						
1	BNE R2,R3,LOOP						8
2	LD R2 0(R1)						
2	DADDIU R2,R2,#1						
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE RZ R3,LOOP						
3	LD R2.0(R1)						
3	DADDIU R2,R2,#1						2
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,L00P						1

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

teration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1					First issue
1	DADDIU B2,R2,#1	1					
1	SD R2,0(R1)						
1	DADDIU R1,R1,						
1	BNE R2, R3, LOOP						8
2	LD R2 0(R1)						
2	DADDIU R2,R2,#1						
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE RZ R3,LOOP						
3	LD R2 0(R1)						_
3	DADDIU R2,R2,#1						2
3	SD R2,0(R1)						8
3	DADDIU R1,R1,						
3	BNE R2,R3,L00P						

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2				First issue
1	DADDIU B2,R2,#1	1					Wait for LW
1	SD R2,0(R1)	2					
1	DADDIU R1,R1,	2					
1	BNE R2, R3, L00	•					8
2	LD R2 0(R1)						
2	DADDIU R2,R2,#1						
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE R2 R3, L00	P					
3	LD R2 0(R1)						_
3	DADDIU R2,R2,#1						3
3	SD R2,0(R1)						8
3	DADDIU R1,R1,						
3	BNE R2,R3,L00	P					

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,	0(R1)	1	2	3			First issue
1	DADDIU B2,	R2,#1	1					Wait for LW
1	SD R2,	0(R1)	2	3				
1	DADDIU R1,	R1,	2	3				
1	BNE R2,	R3,L00P	3					8
2	LD R2	0(R1)						
2	DADDIU R2,	R2,#1						
2	SD R2,	O(R1)						
2	DADDIU R1,	R1,						
2	BNE R2	R3,L00P						
3	LD R2	0(R1)						_
3	DADDIU R2,	R2,#1						2
3	SD R2,	O(R1)						
3	DADDIU R1,	R1,						
3	BNE R2,	R3,LOOP						

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2	3	4		First issue
1	DADDIU B2,R2,#1	1					Wait for LW
1	SD R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU R1,R1,	2	3		4		
1	BNE R2, R3, LOOP	3					Wait for DADDIU
2	LD R2 ((R1)	4					
2	DADDIU R2,R2,#1	4					
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE RZ R3,LOOP						
3	LD R2 (R1)						-
3	DADDIU R2,R2,#1						8
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,LOOP						vi i

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO> algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU B2,R2,#1	1	5				Wait for LW
1	SD R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU R1,R1,	2	3		4		
1	BNE R2,R3,LOOP	3					Wait for DADDIU
2	LD R2 ((R1)	4					
2	DADDIU R2,R2,#1	4					
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE RZ R3,LOOP						
3	LD R2 (R1)						-
3	DADDIU R2,R2,#1						8
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,LOOP						vi i

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO> algorithm rules

Iteration number	Instruc	tions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment	
1	LD	R2,0(R1)	1	2	3	4	5	First issue	
1	DADDIU	B2,R2,#1	1	5				Wait for LW	
1	SD	R2,0(R1)	2	3				Wait for DADDIU	
1	DADDIU	R1,R1,	2	3		4			
1	BNE	R2, R3, LOOP	3				101 41		
2	LD	R2 0(R1)	4				Was 1/	DADDIŲ a	ble to start
2	DADDIU	R2,R2,#1	4				executi	ing on cloc	ck cycle 5 only mmitted on clock
2	SD	R2,0(R1)							mmitted on clock
2	DADDIU	R1,R1,					cycle 5		
2	BNE	R2 R3, LOOP							
3	LD	R2 0 (R1)					A: Yes	, very sure , but not s)
3	DADDIU	J R2, R2,#1					B: Yes	, but not s	ure
2 2 2 2 3 3 3	SD	R2,0(R1)					C: Not		
3	DADDIU	R1,R1,						but not su	ıre
3	BNE	R2,R3,L00P					E: No,	very sure	

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment	
. 1	LD R2,0(R1)	1	2	3	4	5	First issue	
1	DADDIU B2,R2,#1	1	5				Wait for LW	
1	SD R2,0(R1)	2	3				Wait for DADDIU	
1	DADDIU R1,R1,	2	3		4			
1	BNE R2, R3, LOOP	3				101 41		la la companya da santa
2	LD R2 0(R1)	4						ble to start
2	DADDIU R2,R2,#1	4				executi	ing on cloc	k cycle 5 only
2	SD R2,0(R1)							mmitted on clock
2	DADDIU R1,R1,					cycle 5		
2 2 2 2 3 3 3	BNE RZ R3,LOOP					A > /		
3	LD R2 0(R1)					A: Yes	, very sure , but not si)
3	DADDIU R2,R2,#1					B: Yes	, but not si	ure
3	SD R2,0(R1)					C: Not		
3	DADDIU R1,R1,						but not su	
3	BNE R2,R3,LOOP					E: No,	very sure	✓

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Example of Multiple Issue, Tomasulo

Clock Cycle: 5

Iteration number	Instruct	tions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Comn at clo	B: Yes, but C: Not sure D: No, but r E: No, very
. 1	LD	R2,0(R1)	1	2	3	4	5	1 11 30 135000
1	DADDIU	B2,R2,#1	1	5				Wait for LW
1	SD	R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4		
1	BNE	R2, R3, LOOP	3					Wait for DADDIU
2	LD	R2 0(R1)	4					_
2	DADDIU	R2, R2, #1	4					
2	SD	R2,0(R1)						
2	DADDIU	R1,R1,				511		
2	BNE	R2 R3,LOOP						
3	LD	R2,0(R1)						_
3	DADDIU	R2, R2,#1						
3	SD	R2,0(R1)						
3	DADDIU	R1,R1,						
3	BNE	R2,R3,L00P						

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply algorithm rules

Execute 2/LD on clock cycle 5 before 1/BNE has completed executing?

A: Yes, very sure

not sure

not sure

sure

Example of Multiple Issue, Tomasulo

Clock Cycle: 5

Iteration number	Instruct	tions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Comm at clo numt	B: Yes, but C: Not sure D: No, but I E: No, very
1	LD	R2,0(R1)	1	.2	3	4	5	THE DESIGNATION OF THE PERSON
1	DADDIU	B2,R2,#1	1	5				Wait for LW
1	SD	R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4		
1	BNE	R2,R3,L00P	3					Wait for DADDIU
2	LD	R2 ((R1)	4					
2	DADDIU	B2,R2,#1	4					
2	SD	R2,0(R1)						
2	DADDIU	R1,R1,						
2	BNE	R2 R3,L00P						
3	LD	R2 0(R1)						-
3	DADDIU	R2,R2,#1						
3	SD	R2,0(R1)						
3	DADDIU	R1,R1,						
3	BNE	R2,R3,L00P						

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply algorithm rules

Execute 2/LD on clock cycle 5 before 1/BNE has completed executing?

A: Yes, very sure ✓

not sure

not sure

sure

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU B2,R2,#1	1	5				Wait for LW
1	SD R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU R1,R1,	2	3		4		
1	BNE R2, R3, LOOP	3					Wait for DADDIU
2	LD R2 0(R1)	4	5				No execute delay
2	DADDIU R2,R2,#1	4					
2	SD R2,0(R1)						
2	DADDIU R1,R1,						
2	BNE RZ R3,LOOP						
3	LD R2 0(R1)						-
3	DADDIU R2,R2,#1						ß
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,LOOP						v.

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU B2,R2,#1	1	5				Wait for LW
1	SD R2,0(R1)	2	3				Wait for DADDIU
1	DADDIU R1,R1,	2	3		4		
1	BNE R2,R3,LOOP	3					Wait for DADDIU
2	LD R2 0(R1)	4	5				No execute delay
2	DADDIU R2,R2,#1	4					Wait for LW
2	SD (R2,0(R1)	5					
2	DADDIU R1,R1,	5					
2	BNE R2 R3,LOOP						
3	LD R2,0(R1)						-
3	DADDIU R2,R2,#1						<i>3</i>
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,LOOP						VI.

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU B2,R2,#1	1	5		6	7	Wait for LW
1	SD R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU R1,R1,	2	3		4		
1	BNE R2,R3,LOOP	3	7				Wait for DADDIU
2	LD R2 0(R1)	4	5	6	7		No execute delay
2	DADDIU R2,R2,#1	4					Wait for LW
2	SD R2,0(R1)	5	6				Wait for DADDIU
2	DADDIU R1,R1,	5	6		7		
2	BNE RZ R3,LOOP	6					Wait for DADDIU
3	LD R2 (R1)	7					_
3	DADDIU R2,R2,#1	7					<i>i</i>
3	SD R2,0(R1)						
3	DADDIU R1,R1,						
3	BNE R2,R3,L00P						V.

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instruct	ions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7			8	Wait for DADDIU
2	LD	R2.0(R1)	4	5	6	7		No execute delay
2	DADDIU	R2,R2,#1	4	8				Wait for LW
2	SD	R2,0(R1)	5	6				Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7		
2	BNE	R2 R3,LOOP	6					Wait for DADDIU
3	LD	R2.0(R1)	7	8				-
3	DADDIU	R2,R2,#1	7					Wait for LW
3	SD	R2,0(R1)	8					
3	DADDIU	R1,R1,	8					
3	BNE	R2,R3,L00P						vi e

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instruct	ions	Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU	B2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2, R3, LOOP	3	7			8	Wait for DADDIU
2	LD	R2 ((R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9		Wait for LW
2	SD	R2,0(R1)	5	6				Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7		
2	BNE	R2 R3,L00P	6					Wait for DADDIU
3	LD	R2,0(R1)	7	8	9			_
3	DADDIU	R2,R2,#1	7					Wait for LW
3	SD	R2,0(R1)	8	9				
3	DADDIU	R1,R1,	8	9				Executes earlier
3	BNE	R2,R3,L00P	9					

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO> algorithm rules

Iteration number	Instructions		at clock at	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
	LD R	2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU B	2,R2,#1	1	5		6	7	Wait for LW
1	SD R	2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU R	1,R1,	2	3		4	8	Commit in order
1	BNE R	2,R3,L00P	3	7			8	Wait for DADDIU
2	LD R	2.0(R1)	4	5	6	7	9	No execute delay
2	DADDIU P	12,R2,#1	4	8		9	10	Wait for LW
2	SD R	2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU R	R1,R1,	5	6		7		
2	BNE P	R3,L00P	6	10				Wait for DADDIU
3	LD F	2,0(R1)	7	8	9	10		_
3	DADDIU F	2,R2,#1	7					Wait for LW
3	SD F	2,0(R1)	8	9				Wait for DADDIU
3	DADDIU R	R1,R1,	8	9		10		Executes earlier
3	BNE F	R2,R3,L00P	9					Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
	LD	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7			8	Wait for DADDIU
2	LD	R2 ((R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2 R3,LOOP	6	10			11	Wait for DADDIU
3	LD	R2.0(R1)	7	8	9	10		_
3	DADDIU	R2,R2,#1	7	11				Wait for LW
3	SD	R2,0(R1)	8	9				Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10		Executes earlier
3	BNE	R2,R3,L00P	9					Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		at clock at o	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7			8	Wait for DADDIU
2	LD	R2.0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2 R3,LOOP	6	10			11	Wait for DADDIU
3	LD	R2.0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12		Wait for LW
3	SD	R2,0(R1)	8	9				Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10		Executes earlier
3	BNE	R2,R3,L00P	9					Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		at clock	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
	LD	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	B2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7			8	Wait for DADDIU
2	LD	R2 0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2 R3,L00P	6	10			11	Wait for DADDIU
3	LD	R2 0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10		Executes earlier
3	BNE	R2,R3,L00P	9	13				Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		at clock at	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
	LD I	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD I	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2, R3, LOOP	3	7			8	Wait for DADDIU
2	LD I	R2.0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2, R2, #1	4	8		9	10	Wait for LW
2	SD I	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2 R3,LOOP	6	10			11	Wait for DADDIU
3	LD I	R2.0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10	14	Executes earlier
3	BNE	R2,R3,L00P	9	13			14	Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		Issues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7			8	Wait for DADDIU
2	LD	R2 0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,D(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2,R3,L00P	6	10			11	Wait for DADDIU
3	LD	R2,0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10	14	Executes earlier
3	BNE	R2,R3,L00P	9	13			14	Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO algorithm rules

Iteration number	Instructions		Issues at clock number	at clock at clock at clock clock	CDB at clock	Commits at clock number	Comment	
	LD	R2,0(R1)	1	.2	3	4	5	First issue
1	DADDIU	82,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,	2	3		4	8	Commit in order
1	BNE	R2, R3, LOOP	3	7			8	Wait for DADDIU
2	LD	R2 0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2, R2, #1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,	5	6		7	11	Commit in order
2	BNE	R2 R3, LOOP	6	10			11:	Wait for DADDIU
3	LD	R2 0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,	8	9		10	14	Executes earlier
3	BNE	R2,R3,L00P	9	13			14	Wait for DADDIU

- 1. Mark true dependencies
- 2. Each clock cycle: Start from oldest instruction, working toward younger instructions and attempt to apply whichever OoO> algorithm rules
- Commit rate: 15 instructions in 14-5+1 = 10 cycle
- Speculative execution helped use commit 1.5 instructions per cycle

Summary of Slide Set 9

In this slide set, we learned about the following:

- Support for precise exceptions and speculative execution with a single mechanism: The reorder buffer.
- Multiple issue lowers the "ideal CPI" to below 1.
- Two forms of multiple issue: Superscalar, VLIW

We now know how a single processor "core" works. In the next slide set we will talk about software approaches to instruction scheduling, take a look at the Pentium 4 processor, and talk about the limits of instruction level parallelism.

After this we will shift focus to multicore processors. Note that while the current focus is on increasing the number of cores per chip, extracting greater levels of instruction level parallelism will remain important due to Amdahl's Law.