



"Chapter 1: How to Make a Lot of Money"



- "Chapter 1: How to Make a Lot of Money"
- "The major thing is avoiding the big mistake. It's like downhill ski racing: Can you stay right on that edge beside disaster?"



- "Chapter 1: How to Make a Lot of Money"
- "The major thing is avoiding the big mistake. It's like downhill ski racing: Can you stay right on that edge beside disaster?"
- [The Soul of a New Machine, Tracy Kidder 1981]



AMD vs. Intel

		2Q 2006				2Q 2007				
	GM	~P/E	~SP		GM	~P/E	~SP	,	ΔSP	
•	Intel	52%	17	\$18			47%	26	\$26	44%
•	AMD	57%	26	\$24			33%	(loss)	\$13	(50%)
	ΔGM	5% (AMD higher)				14% (Intel higher)				



Introduction to Slide Set #2

In this set of slides we learn fundamental principles of computing that have guided the development of computer architecture for the past 30 or so years. The most important of these is the quantitative approach that gives the textbook its subtitle.

Before discussing these fundamentals, we briefly look at the interesting history of computing machines.

In this slide set we will also learn a bit about the MIPS64 instruction set architecture so you can get started with assignment #1.






Learning Objectives

After finishing this slide set should be able to...

- Summarize a few historical changes in computing
- 2. Describe high level goals of a computer architect
- 3. Determine what a simple MIPS64 program computes
- 4. List instruction processing steps in the von Neumann architecture
- Describe how technology trends impact latency and bandwidth
- Analyze how active and static power change as voltage and clock frequency change.
- 7. Define cost, price and explain their trends
- 8. Demonstrate how to measure and report performance
- 9. Define several quantitative principles and apply them
- 10. Explain some common pitfalls and fallacies



Factors Affecting Development of Computer Architecture






Why look at computer history?

- Hard to imagine world without computers
- Perhaps easiest way to get sense of current impact (and potential change in future) is to look back and consider what computers were like in the past



State of the Art in Business Computing ...85 years ago





- Burroughs adding machines (# in use grows from 286 in 1895 to 750,000 in 1925)
- Addition and subtraction only



Schickard Calculator (1623)



Figure 1. The Wilhelm Schickard calculator of 1623–1624, showing a front view from an elevated position. The middle section is the adding machine with the result windows. The adding machine's base contains diahs, which are used to enter the partial products that are taken from the multiplication unit above. Notice the stylus on the right-hand side, which is used to operate the calculator. The calculator's pedestal shows the memory unit's dials. (Photo courtesy of IBM Germany.)

- Described in 1623-24 letters from Wihelm Schickard to Johannes Keplar (astronomer)
- Performed Multiplication, Addition, Subtraction
- Lost in fire while being constructed.
- Schickard dies of plague in 30
 Years War and invention is
 forgotten until recently (letters
 discovered in 1957)



Leibnez's Calculator (1673)



- Addition, Subtraction, Multiplication and Division
- Predecessor of mechanical "Desk Calculator" used in WW II
- Leibnez: "it is unworthy of excellent men [and women] to lose hours like slaves in the labor of calculation which could safely be relegated to anyone else if machines were used."
- Leibnez also helped initiate development of symbolic logic (as well as developing calculus)



Leibnez's C

Does one need a hardware multiplication mechanism to compute N²+N+41?

A: Yes B: No

C: Not sure



- Predecessor of mechanical "Desk Calculator" used in WW II
- Leibnez: "it is unworthy of excellent men [and women] to lose hours like slaves in the labor of calculation which could safely be relegated to anyone else if machines were used."
- Leibnez also helped initiate development of symbolic logic (as well as developing calculus)



Leibnez's C

Does one need a hardware multiplication mechanism to compute N²+N+41?

A: Yes B: No ✓ C: Not sure



- Predecessor of mechanical "Desk Calculator" used in WW II
- Leibnez: "it is unworthy of excellent men [and women] to lose hours like slaves in the labor of calculation which could safely be relegated to anyone else if machines were used."
- Leibnez also helped initiate development of symbolic logic (as well as developing calculus)



Babbage's Difference Engine (1822)



- Babbage was a Cambridge Professor (held same position as Newton and Hawking)
- Early instance of a scientist asking for government research funding. Funding "cut" by British Government after lack of progress and harsh comments from astronomer. Later completed in Sweden in 1850's by Pehr Georg Scheutz with funding from Swedish Government.
- Computed polynomials up to 6th degree
- 44 calculations per minute (not much faster than a human).
- Difference engine idea proposed by J.H.
 Muller in 1786



Babbage's Difference Engine (1822)




Example:

N	N ² +N+41	D ₁	D_2
0	41		
1	43	2	
2	47	4	2
3	53	6	2
4	61	8	2

- Babbage was a Cambridge Professor (held same position as Newton and Hawking)
- Early instance of a scientist asking for government research funding. Funding "cut" by British Government after lack of progress and harsh comments from astronomer. Later completed in Sweden in 1850's by Pehr Georg Scheutz with funding from Swedish Government.
- Computed polynomials up to 6th degree
- 44 calculations per minute (not much faster than a human).
- Difference engine idea proposed by J.H.
 Muller in 1786



Babbage's Analytical Engine (1833-1871)



- Conceived in 1833 during break in development of the difference engine.
- Only partially constructed due to lack of financial backing (Babbage worked on design until his death in 1871).
- Inspired by Jacquard Loom (invented 1805);
 uses punch cards to program.
- Fully programmable, mechanical computing device. Included branch instructions, microprogram control, limited pipelining.
- Design called for two parts:
 - 1. "Store" (1000 x 50 decimal digits of memory)
 - 2. "Mill" (ALU)
- Multiply takes ~2 minutes; add ~3 seconds.




Ancient History?



 Only 14 years after Babbage's death first "skyscrapper" built (Home Insurance Building in Chicago in 1885)



Analog Computers



- Translate mathematical problem into a physical system that matches the mathematics.
- Advantage: Much faster than mechanical digital computer/ calculator
- Disadvantage: Poor accuracy (tolerable for early physics research, but not for astronomy)



Earliest Electronic Computers



1946 **ENIAC**

- Univ. of Pennsylvania
- 18,000 vacuum tubes
- 30 tons, 80' x 8.5'
- 5,000 operations per second



1949 EDSAC

- Cambridge University
- 714 operations per second
- Stored-program computer
- Uses subroutines



Earliest Electronic Computers




1946 **ENIAC**

- Univ. of Pennsylvania
- 18,000 vacuum tubes
- 30 tons, 80' x 8.5'
- 5,000 operations per second




1949 EDSAC

- Cambridge University
- 714 operations per second
- Stored-program computer
- Uses subroutines





Fundamental Execution Cycle



Obtain instruction from program storage


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage for later use

Determine successor instruction



von Neuman Architecture (stored program computer)

This is "sim_main()" in your Programming Assignment #1:



Fundamental Does "instruction fetch" of next instruction depend upon result of last instruction? (Pick "best" answer.)

Obtain instruction fro


B: No

A: Yes

program storage

C: Maybe

D: Not sure




Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage for later use

Determine successor instruction



von Neuman Architecture (stored program computer)

This is "sim_main()" in your **Programming Assignment #1:**




Fundamental Does "instruction fetch" of next instruction depend upon result of last instruction? (Pick "best" answer.)

Obtain instruction fro program storage

A: Yes B: No

C: Maybe

D: Not sure




Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage for later use

Determine successor instruction



von Neuman Architecture (stored program computer)

This is "sim_main()" in your **Programming Assignment #1:**



Key Enablers

- Recognition that computers process information, not just numbers
- Decreasing cost of components used to build computers







- Remington-Rand
- First commercial computer @ \$1,000,000 each
- Sold 48 systems
- 1,905 operations per second



1952 <u>IBM</u> 701

- First IBM computer
- Sold 19 systems



1964 <u>IBM</u> System/360

- First computer family, all use same instructions



1965 <u>DEC PDP-8</u>

- First minicomputer
- Spawns MULTICS, UNIX, C





1971 <u>Intel</u> 4004


- First microprocessor (used in calculator)
- 2,300 transistors





1977 VAX 11/780

- Designed to increase address space from PDP-11 (VAX = Virtual Address eXtension)
- Clock frequency 5 MHz. Surprising result [published in 1984]: Measured to run 0.5 million instructions per second when everyone thought machine performed 1 million instructions per second. One of first instances of quantitative analysis of computer design.




1985 MIPS R2000

- Quantitative approach to computer design.
- Focus on compiler effectiveness
- Performance begins improving at ~50% per year.




Measurement and Evaluation






Measurement and Evaluation




Architecture design is an iterative process

- -- searching the space of possible designs -- at all levels of computer systems




Creativity



Bad Ideas



The "Killer Micro"



- Microprocessors "killed off" more specialized forms of computers due to cost advantages.
- Instance of "Disruptive Technology"



Applications

Semiconductor Materials




Applications

Instruction Set
Architecture (ISA)

Semiconductor Materials




Applications



Semiconductor Materials




Applications





Applications




Semiconductor Materials

Coordination of many levels of abstraction



Applications




- Coordination of many levels of abstraction
- Under a rapidly changing set of forces



Task of the Computer Designer

Applications



- Semiconductor materials
- Coordination of many levels of abstraction
- Under a rapidly changing set of forces
- Design, Measurement, and Evaluation



Example ISA: MIPS64 [H&P B.9]

- We use MIPS64 when studying different microprocessor microarchitectures.
- Today: MIPS used in embedded microprocessors.
- In 1990's: MIPS used in some of the fastest computers.
- MIPS originally stood for "Microprocessor without Interlocking Pipeline Stages" (we'll learn about "interlocking in Slide Set 4 & 6)
- MIPS is a Reduced Instruction Set Computer (RISC) instruction set (we will learn more about this in Slide Set 3)
- MIPS64 architecture contains:
 32 integer registers R0... R31 (R0 always zero)
 32 floating-point registers F0... F31
 (+a few other registers)



Example MIPS64 ALU instructions

Notation (page B-36 in H&P)

Regs[Rn] Contents of register "n"

Mem[Addr] Contents of memory at location "Addr"

Concatenate bits

<- Means assign right hand side to

location on left hand side

Superscript Replicate a field (0¹⁶ is a 16-bit field with all zeros)

Subscript Selection of bit (most significant bit = 0)

Example Instruction		Instruction Name	Meaning
DADDU	R1,R2,R3	Add unsigned	Regs[R1] <- Regs[R2]+Regs[R3]
DADDIU	R1,R2,#3	Add immediate unsigned	Regs[R1] <- Regs[R2]+3
LUI	R1,#42	Load upper immediate	Regs[R1] <- 0 ³² ##42##0 ¹⁶
DSLL	R1,R2,#5	Shift left logical	Regs[R1] <- Regs[R2] << 5
DSLT	R1,R2,R3	Set less than	if(Regs[R2] < Regs[R3]) Regs[R1] <- 1 else Regs[R1] <- 0



Example MIPS64

Notation (page B-36 in H&P)

Regs[Rn] Contents of register "n"

Mem[Addr] Contents of memory at location

Concatenate bits

<- Means assign right hand side

location on left hand side

Superscript Replicate a field (0¹⁶ is a 16-t

Subscript Selection of bit (most significant bit – 0)

What is the value of Regs[R4] at the end of the following sequence of instructions?

DADDIU R1,R0,#2
LUI R2,#4
DADDU R3,R1,R2
DSLL R4,R3,#1

A: 0x00000002

B: 0x0000004

C: 0x00040002

D: 0x00020001

E: 0x00080004

Example Instruction		Instruction Name	Meaning
DADDU	R1,R2,R3	Add unsigned	Regs[R1] <- Regs[R2]+Regs[R3]
DADDIU	R1,R2,#3	Add immediate unsigned	Regs[R1] <- Regs[R2]+3
LUI	R1,#42	Load upper immediate	Regs[R1] <- 0 ³² ##42##0 ¹⁶
DSLL	R1,R2,#5	Shift left logical	Regs[R1] <- Regs[R2] << 5
DSLT	R1,R2,R3	Set less than	if(Regs[R2] < Regs[R3]) Regs[R1] <- 1 else Regs[R1] <- 0



Example MIPS64

Notation (page B-36 in H&P)

Regs[Rn] Contents of register "n"

Mem[Addr] Contents of memory at location

Concatenate bits

<- Means assign right hand side

location on left hand side

Superscript Replicate a field (0¹⁶ is a 16-t

Subscript Selection of bit (most significant bit – 0)

What is the value of Regs[R4] at the end of the following sequence of instructions?

DADDIU R1,R0,#2
LUI R2,#4
DADDU R3,R1,R2
DSLL R4,R3,#1

A: 0x00000002

B: 0x0000004

C: 0x00040002

D: 0x00020001

E: 0x00080004

Example Instruction		Instruction Name	Meaning
DADDU	R1,R2,R3	Add unsigned	Regs[R1] <- Regs[R2]+Regs[R3]
DADDIU	R1,R2,#3	Add immediate unsigned	Regs[R1] <- Regs[R2]+3
LUI	R1,#42	Load upper immediate	Regs[R1] <- 0 ³² ##42##0 ¹⁶
DSLL	R1,R2,#5	Shift left logical	Regs[R1] <- Regs[R2] << 5
DSLT	R1,R2,R3	Set less than	if(Regs[R2] < Regs[R3]) Regs[R1] <- 1 else Regs[R1] <- 0



MIPS Load/Store instructions

Example Instruction		Instruction Name	Meaning	
LD R1,30(R2) L		Load double word	Regs[R1] <- ₆₄ Mem[30+Regs[R2]]	
LW	R1,60(R2)	Load word	Regs[R1] <- ₆₄ (Mem[60+Regs[R2]] ₃₁) ³² ## Mem[60+Regs[R2]]	
SW	R3,500(R4)	Store word	Mem[500+Regs[R4]] <-32 Regs[R3]	
L.S	F0,50(R3)	Load FP single	Regs[R0] <-64 Mem[50+Regs[R3]] ## 032	
L.D	F0,50(R2)	Load FP double	Regs[F0] <-64 Mem[50+Regs[R3]]	



MIF

Assume Mem[100] contains 7, Mem[200] contains 2, Regs[R1] contains 80, Regs[R2] contains 204, and Regs[R3] contains 100, which of the following is true after the following code executes?

LD R1,20(R1) LD R4,-4(R2) DADDU R2,R4,R1 SW R2,200(R3)

A: Regs[R1] contains 100 B: Mem[300] contains 9 C: Regs[R2] contains 204 D: Mem[200] contains 9 E: Mem[100] contains 9

Example Instruction		Instruction Name	Meaning	
LD R1,30(R2) Load dou		Load double word	Regs[R1] <-64 Mem[30+Regs[R2]]	
LW	R1,60(R2)	Load word	Regs[R1] <- ₆₄ (Mem[60+Regs[R2]] ₃₁) ³² ## Mem[60+Regs[R2]]	
SW	R3,500(R4)	Store word	Mem[500+Regs[R4]] <-32 Regs[R3]	
L.S	F0,50(R3)	Load FP single	Regs[R0] <-64 Mem[50+Regs[R3]] ## 032	
L.D	F0,50(R2)	Load FP double	Regs[F0] <-64 Mem[50+Regs[R3]]	



MIF

Assume Mem[100] contains 7, Mem[200] contains 2, Regs[R1] contains 80, Regs[R2] contains 204, and Regs[R3] contains 100, which of the following is true after the following code executes?

LD R1,20(R1) LD R4,-4(R2) DADDU R2,R4,R1 SW R2,200(R3)

A: Regs[R1] contains 100 B: Mem[300] contains 9 C: Regs[R2] contains 204 D: Mem[200] contains 9 E: Mem[100] contains 9

Example Instruction		Instruction Name	Meaning	
LD R1,30(R2) Load dou		Load double word	Regs[R1] <-64 Mem[30+Regs[R2]]	
LW	R1,60(R2)	Load word	Regs[R1] <- ₆₄ (Mem[60+Regs[R2]] ₃₁) ³² ## Mem[60+Regs[R2]]	
SW	R3,500(R4)	Store word	Mem[500+Regs[R4]] <-32 Regs[R3]	
L.S	F0,50(R3)	Load FP single	Regs[R0] <-64 Mem[50+Regs[R3]] ## 032	
L.D	F0,50(R2)	Load FP double	Regs[F0] <-64 Mem[50+Regs[R3]]	



What is a branch?

C code: MIPS64:

;
$$x => R1$$
, $p => R2$, $q => R3$

x = 0; DADDI R1,R0,#0

if(p!=NULL) BEQZ R2,target

x = *p; LD R1,0(R2)

*q = x; target: SD R1,0(R3)



MIPS Control flow instructions

Terminology we will use: Jump = unconditional change of control flow Branch = conditional change of control flow

Example Instruction		Instruction Name	Meaning	
J	name	Jump	PC ₃₆₆₃ <-name	
JAL	name	Jump and link	Regs[R31] <- PC + 4; PC ₃₆₆₃ <-name	
JALR	R2	Jump and link register	Regs[R31] <- PC + 4; PC <- Regs[R2]	
JR	R3	Jump register	PC <- Regs[R3]	
BEQZ	R4,name	Branch equal zero	if(Regs[R4] == 0) PC <- name	
BNE	R3,R4,name	Branch not equal	if(Regs[R3]!=Regs[R4]) PC <- name	
MOVZ	R1,R2,R3	Conditional move if zero	if(Regs[R3]==0) Regs[R1] <- Regs[R2]	



MIPS

What is the value of Regs[R2] after the following code executes?

R1,R0,#1 DADDIU BEQZ R1, LABEL DADDIU R1,R0,#2 R2, R1, R1 DADDU

Terminology we w A: 1 Jump = uncondition B: 2 C: 3 Branch = condition D: 4 E: 6

LABEL:

Example Instruction II		Instruction Name	Meaning	
J	name	Jump	PC ₃₆₆₃ <-name	
JAL	name	Jump and link	Regs[R31] <- PC + 4; PC ₃₆₆₃ <-name	
JALR	R2	Jump and link register	Regs[R31] <- PC + 4; PC <- Regs[R2]	
JR	R3	Jump register	PC <- Regs[R3]	
BEQZ	R4,name	Branch equal zero	if(Regs[R4] == 0) PC <- name	
BNE	R3,R4,name	Branch not equal	if(Regs[R3]!=Regs[R4]) PC <- name	
MOVZ	R1,R2,R3	Conditional move if zero	if(Regs[R3]==0) Regs[R1] <- Regs[R2]	



MIPS

What is the value of Regs[R2] after the following code executes?

R1,R0,#1 DADDIU BEQZ R1, LABEL DADDIU R1, R0, #2 R2, R1, R1 DADDU

Terminology we w A: 1 Jump = uncondition B: 2 C: 3 Branch = condition D: 4 E: 6

LABEL:


Example Instruction		Instruction Name	Meaning	
J	name	Jump	PC ₃₆₆₃ <-name	
JAL	name	Jump and link	Regs[R31] <- PC + 4; PC ₃₆₆₃ <-name	
JALR	R2	Jump and link register	Regs[R31] <- PC + 4; PC <- Regs[R2]	
JR	R3	Jump register	PC <- Regs[R3]	
BEQZ	R4,name	Branch equal zero	if(Regs[R4] == 0) PC <- name	
BNE	R3,R4,name	Branch not equal	if(Regs[R3]!=Regs[R4]) PC <- name	
MOVZ	R1,R2,R3	Conditional move if zero	if(Regs[R3]==0) Regs[R1] <- Regs[R2]	



MIPS Instruction Encoding


Need some way to represent (or "encode") an instruction as 1's and 0's to communicate with computer.

- All instructions 32 bits wide
- All instructions perform simple operations
- Only three instruction formats for all instructions
- Opcode specifies what operation to perform.
- "rs", "rt", "rd" fields indicate registers to read and/or write.




Encodes: Loads and stores of bytes, half words, words, double words. All immediates (rt - rs op immediate)

Conditional branch instructions (rs is register, rd unused) Jump register, jump and link register (rd = 0, rs = destination, immediate = 0)



Register-register ALU operations: rd - rs funct rt Function encodes the data path operation: Add, Sub, . . . Read/write special registers and moves



Jump and jump and link Trap and return from exception




Example of Encoding MIPS64

The following assembly code

DADD R1,R2,R3

Is translated into:





Technology Trends


- In this context, "technology" refers to how computing elements are implemented. For example, is a circuit implemented from vacuum tubes, 1 um transistors, or 45 nm transistors.
- The technology used to implement a computer places constraints upon the design. As the implementation technology (e.g., transistors or circuit techniques) changes, some properties (e.g., switch time) might improve faster than others (e.g., threshold voltage) resulting an architecture design that would be a poor choice for an earlier technology become a good choice for a later technology.



- "transistors are [now] cheaper than printedcharacters in the Sunday New York Times."
- [Gordon Moore, "Computer History Museum Presents: The 40th Anniversary of Moore's Law",
- Sept. 29, 2005]

- Let's check (Sept 3, 2006)
- Newegg.com: Celeron D 310 -> \$43 / ~ 120 million transistors
- = \$0.358 / million transistors
- Sunday Nytimes: \$3.5 / [(5000 word/page) x (7 char/word) x (273 pages)]
- = \$0.366 / million characters






- "Cramming More Components onto Integrated Circuits"
 - Gordon Moore, Electronics, 1965
- # on transistors on cost-effective integrated circuit double every N months (12 ≤ N ≤ 24)



If number of transistors doubles is it automatically true the time to run a program is cut in half?

A: Yes




- "Cramming More Components onto Integrated Circuits"
 - Gordon Moore, Electronics, 1965
- # on transistors on cost-effective integrated circuit double every N months ($12 \le N \le 24$)



If number of transistors doubles is it automatically true the time to run a program is cut in half?





- "Cramming More Components onto Integrated Circuits"
 - Gordon Moore, Electronics, 1965
- # on transistors on cost-effective integrated circuit double every N months ($12 \le N \le 24$)



Tracking Technology Performance Trends

- Examine 4 components of computing systems
 - Disks,
 - Memory,
 - Network,
 - Processors
- Compare ~1980 Archaic (Nostalgic) vs.
 - ~2000 Modern (Newfanglèd)
 - Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
 - E.g., M bits / second over network, M bytes / second from disk
 - Often also called "throughput" (tasks per unit time)
- Latency: elapsed time for a single event
 - E.g., one-way network delay in microseconds, average disk access time in milliseconds
 - Execution time for a single task



What is the fastest way to get 400 people from New York to London?

A: One Concorde in air at a time

B: One 747 in air at a time

יסוסום,

- Memory,
- Network,
- Processors
- Compare ~1980 Archaic (Nostalgic) vs.
 - ~2000 Modern (Newfangled)
 - Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
 - E.g., M bits / second over network, M bytes / second from disk
 - Often also called "throughput" (tasks per unit time)
- Latency: elapsed time for a single event
 - E.g., one-way network delay in microseconds, average disk access time in milliseconds
 - Execution time for a single task



What is the fastest way to get 400 people from New York to London?

A: One Concorde in air at a time

B: One 747 in air at a time

יטוטום,

- Memory,
- Network,
- Processors
- Compare ~1980 Archaic (Nostalgic) vs.
 - ~2000 Modern (Newfanglèd)
 - Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
 - E.g., M bits / second over network, M bytes / second from disk
 - Often also called "throughput" (tasks per unit time)
- Latency: elapsed time for a single event
 - E.g., one-way network delay in microseconds, average disk access time in milliseconds
 - Execution time for a single task



Tracking Technology Performance Trends

- Examine 4 components of computing systems
 - Disks,
 - Memory,
 - Network,
 - Processors
- Compare ~1980 Archaic (Nostalgic) vs.
 - ~2000 Modern (Newfanglèd)
 - Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
 - E.g., M bits / second over network, M bytes / second from disk
 - Often also called "throughput" (tasks per unit time)
- Latency: elapsed time for a single event
 - E.g., one-way network delay in microseconds, average disk access time in milliseconds
 - Execution time for a single task



Disks: Archaic(Nostalgic) v. Modern (Newfangled)

•	CDC	Wren	I, 1983
---	-----	------	---------


- 3600 RPM
- 0.03 GBytes capacity
- Tracks/Inch: 800
- Bits/Inch: 9550
- Three 5.25" platters
- Bandwidth:0.6 MBytes/sec
- Latency: 48.3 ms
- Cache: none

- Seagate 373453, 2003
- $\bullet \quad 15000 \text{ RPM}$ (4X)
- 73.4 GBytes (2500X)
- Tracks/Inch: 64000 (80X)
- Bits/Inch: 533,000 (60X)
- Four 2.5" platters (in 3.5" form factor)
- Bandwidth: 86 MBytes/sec (140X)
- Latency: 5.7 ms (8X)
- Cache: 8 MBytes



Relative BW Improvement

Latency Lags Bandwidth (for last ~20 years)



Performance Milestones

Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x, 143x)

(latency = simple operation w/o contention BW = best-case)




Memory: Archaic (Nostalgic) v. Modern (Newfangled)

- 1980 DRAM (asynchronous)
- 0.06 Mbits/chip
- 64,000 xtors, 35 mm²
- 16-bit data bus per module, 16 pins/chip
- 13 Mbytes/sec
- Latency: 225 ns
- (no block transfer)

- 2000 Double Data Rate Synchr. (clocked) DRAM
- 256.00 Mbits/chip (4000X)
- 256,000,000 xtors, 204 mm²
- 64-bit data bus per DIMM, 66 pins/chip (4X)
- 1600 Mbytes/sec (120X)
- Latency: 52 ns (4X)
- Block transfers (page mode)



Latency Lags Bandwidth (last ~20 years)



Performance Milestones

- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk: 3600, 5400, 7200, 10000, 15000
 RPM (8x, 143x)

(latency = simple operation w/o contention BW = best-case)




LANs: Archaic (Nostalgic) vs. Modern (Newfangled)

- Ethernet 802.3
- Year of Standard: 1978
- 10 Mbits/s link speed
- Latency: 3000 μsec
- Shared media
- Coaxial cable

- Ethernet 802.3ae
- Year of Standard: 2003
- 10,000 Mbits/s
 (1000X)
 link speed
- Latency: 190 μsec (15X)
- Switched media
- Category 5 copper wire "Cat 5" is 4 twisted pairs in bundle *Twisted Pair:*




Copper, 1mm thick, twisted to avoid antenna effect





Relative BW Improvement

Latency Lags Bandwidth (last ~20 years)



Performance Milestones

- Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk: 3600, 5400, 7200, 10000, 15000
 RPM (8x, 143x)


(latency = simple operation w/o contention BW = best-case)



CPUs: Archaic (Nostalgic) vs. Modern (Newfangled)

- 1982 Intel 80286
- 12.5 MHz
- 2 MIPS (peak)
- Latency 320 ns
- 134,000 xtors, 47 mm²
- 16-bit data bus, 68 pins
- Microcode interpreter, separate FPU chip
- (no caches)






- 2001 Intel Pentium 4
- 1500 MHz (120X)
- 4500 MIPS (peak) (2250X)
- Latency 15 ns (20X)
- 42,000,000 xtors, 217 mm²
- 64-bit data bus, 423 pins
- 3-way superscalar,
 Dynamic translate to RISC,
 Superpipelined (22 stage),
 Out-of-Order execution
 - On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache



Latency Lags Bandwidth (last ~20 years)



- Performance Milestones
- Processor: '286, '386, '486, Pentium,
 Pentium Pro, Pentium 4 (21x,2250x)
 - Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)
- Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)
- Disk: 3600, 5400, 7200, 10000, 15000
 RPM (8x, 143x)



Rule of Thumb for Latency Lagging BW

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)
- Stated alternatively:
 Bandwidth improves by more than the square of the improvement in Latency



Power (1 / 2)

 For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power

 $Powerdynamic = 1/2 \times CapacitiveLoad \times Voltage^2 \times FrequencySwitched$

For mobile devices, energy better metric

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy (but, slowing clock rate may allow voltage to decrease)
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both (so went from 5V to 1V)
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)



Example of quantifying power

 Suppose 15% reduction in frequency (reducing performance by roughly the same amount) allows us to safely reduce voltage by 15%. What is impact on dynamic power?



Example of quantifying power

Power reduces by:

 Suppose 15% reduction in frequency (reducing performance by roughly the same amount) allows us to safely reduce voltage by 15%. What is impact on dynamic power?



Example of quantifying power

 Suppose 15% reduction in frequency (reducing performance by roughly the same amount) allows us to safely reduce voltage by 15%. What is impact on dynamic power?

Power reduces by:

A: ~15%

B: ~20%

C: ~30%

D: ~40%

E: not sure



Example of quantifying power

 Suppose 15% reduction in frequency (reducing performance by roughly the same amount) allows us to safely reduce voltage by 15%. What is impact on dynamic power?

Power reduces by:

A: ~15%

B: ~20%

C: ~30%

D: ~40% 🗸

E: not sure



Example of quantifying power

 Suppose 15% reduction in frequency (reducing performance by roughly the same amount) allows us to safely reduce voltage by 15%. What is impact on dynamic power?

Power reduces by: A: ~15% B: ~20% C: ~30% D: ~40% ✓ E: not sure

```
Powerdynamic = 1/2 \times CapacitiveLoad \times Voltage^2 \times FrequencySwitched

= 1/2 \times .85 \times CapacitiveLoad \times (.85 \times Voltage)^2 \times FrequencySwitched

= (.85)^3 \times 1/2 \times CapacitiveLoad \times Voltage^2 \times FrequencySwitched

= (.85)^3 \times OldPowerdynamic

\approx 0.6 \times OldPowerdynamic
```



Power (2 / 2)

 Because leakage current flows even when a transistor is off, now static power important too


Powerstatic = Currentstatic × Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In recent years, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage



 ΔGM

Cost versus Price




14% (Intel higher)

5% (AMD higher)

46



Cost, Price and Their Trends... Impact of Time, Volume, Commodification






Cost, Price and Their Trends... Impact of Time, Volume, Commodification

- Why is cost important?
 - tradeoffs in design.
- Why does cost change?
 - "learning curve" (improvement in yield)
- How does volume impact cost?
 - reduces time needed to get down the learning curve (proportional to number of chips produced)
 - increased purchasing and manufacturing efficiency
 - amortization of development cost (lower price)
- How does commodification impact price?
 - reduces price due to competition



Silicon: What chips are made of



49





Integrated Circuits Costs


$$IC cost = \frac{Die cost + Testing cost + Packaging cost}{Final test yield}$$


$$Die cost = \frac{Wafer cost}{Dies per Wafer \times Die yield}$$

Dies per wafer =
$$\frac{\pi \left(\text{Wafer_diam/2} \right)^2}{\text{Die_Area}} - \frac{\pi \times \text{Wafer_diam}}{\sqrt{2 \cdot \text{Die_Area}}} - \text{Test_Die}$$









Die Yield = Wafer_yield
$$\times \left(1 + \frac{\text{Defect_Density} \times \text{Die_area}}{\alpha}\right)^{-\alpha}$$



Real World Examples

Chip	Metal layers	Line width	Wafer cost	Defect /cm²	Area mm²	Dies/ wafer	Yield	Die Cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
PowerPC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
SuperSPARC	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417

⁻ From "Estimating IC Manufacturing Costs," by Linley Gwennap, Microprocessor Report, August 2, 1993, p. 15



Example Question

Testing cost = $\frac{\text{Cost of testing per hour} \times \text{Average die test time}}{\text{Die yield}}$

Itanium...

- Alpha = 4

- Die area = 300 mm^2

- Wafer size = 200 mm (diameter)

- Wafer yield = 0.95 - Pins = 418

- Technology = CMOS, 0.18 um, 6M

- Est. Wafer Cost = \$4900

- Package = \$20 each

Avg Testing Time = 30 secCost of testing = \$400/hr

- Final test yield = 1.0





Determine cost if defect density = 0.3/cm² vs. 1.0/cm²

Dies per wafer = 104 - 25 = 79



Determine cost if defect
 density = 0.3/cm² vs. 1.0/cm²

Dies per wafer = 104 - 25 = 79

Good dies per wafer $(0.3/cm^2)$ = 79*(0.4219) = 33



Dies per wafer
$$= 104 - 25$$
 $= 79$
Good dies per wafer $(0.3/cm^2)$ $= 79*(0.4219)$ $= 33$ $(1.0/cm^2)$ $= 79*(0.1013)$ $= 8$



Determine cost if defect
 density = 0.3/cm² vs. 1.0/cm²

```
Dies per wafer = 104 - 25 = 79

Good dies per wafer (0.3/cm^2) = 79*(0.4219) = 33 = 8

Die Cost (0.3/cm^2) = $4900/33 = $148.48
```



Dies per wafer
$$= 104 - 25$$
 $= 79$
Good dies per wafer $(0.3/cm^2)$ $= 79*(0.4219)$ $= 33$ $(1.0/cm^2)$ $= 79*(0.1013)$ $= 8$
Die Cost $(0.3/cm^2)$ $= $4900/33$ $= 148.48 $(1.0/cm^2)$ $= $4900/8$ $=$



```
= 104 - 25
Dies per wafer
                                                                        = 79
Good dies per wafer (0.3/cm<sup>2</sup>)
                                         = 79*(0.4219)
                                                                        = 33
                               (1.0/cm^2)
                                                    = 79*(0.1013)
                                                                                   = 8
Die Cost
                      (0.3/cm^2)
                                         = $4900/33
                                                                        = $148.48
                               (1.0/cm^2)
                                                   = $4900/8
$612.50
                                         = $400*(1/120)/0.4219
                                                                           $7.90
Testing Cost
                     (0.3/cm^2)
```



Determine cost if defect
 density = 0.3/cm² vs. 1.0/cm²

```
Dies per wafer
                                      = 104 - 25
                                                                  = 79
Good dies per wafer (0.3/cm<sup>2</sup>)
                               = 79*(0.4219)
                                                                  = 33
                             (1.0/cm^2)
                                                = 79*(0.1013)
                                                                             = 8
Die Cost
                    (0.3/cm^2)
                                     = $4900/33
                                                                  = $148.48
                            (1.0/cm^2)
                                               = $4900/8
$612.50
                                     = $400*(1/120)/0.4219
Testing Cost
                    (0.3/cm^2)
                                                                   = $7.90
                            (1.0/cm^2)
                                               = $400*(1/120)/0.1013
$32.91
```



```
Dies per wafer
                                      = 104 - 25
                                                                  = 79
Good dies per wafer (0.3/cm<sup>2</sup>)
                               = 79*(0.4219)
                                                                  = 33
                             (1.0/cm^2)
                                                = 79*(0.1013)
                                                                            = 8
Die Cost
                    (0.3/cm^2)
                                     = $4900/33
                                                                  = $148.48
                            (1.0/cm^2)
                                               = $4900/8
$612.50
Testing Cost
                    (0.3/cm^2)
                                     = $400*(1/120)/0.4219
                                                                  = $7.90
                            (1.0/cm^2)
                                               = $400*(1/120)/0.1013
$32.91
Total Cost
                   (0.3/cm^2)
                                     = $148.48+$7.90+$20
                                                                  = $176.38
```




```
Dies per wafer
                                   = 104 - 25
                                                              = 79
Good dies per wafer (0.3/cm<sup>2</sup>)
                             = 79*(0.4219)
                                                              = 33
                           (1.0/cm^2)
                                             = 79*(0.1013)
                                                                        = 8
                            = $4900/33
Die Cost
                  (0.3/cm^2)
                                                              = $148.48
                          (1.0/cm^2)
                                            = $4900/8
$612.50
Testing Cost
                  (0.3/cm^2) = $400*(1/120)/0.4219 = $7.90
                          (1.0/cm^2)
                                            = $400*(1/120)/0.1013
$32.91
Total Cost
                  (0.3/cm^2)
                                   = $148.48+$7.90+$20 = $176.38
                           (1.0/cm^2)
                                            = $612.50+$32.91+$20
$665.41
```



```
Dies per wafer
                                         = 104 - 25
                                                                       = 79
                                                                       = 33
Good dies per wafer (0.3/cm<sup>2</sup>)
                                        = 79*(0.4219)
                               (1.0/cm^2)
                                                   = 79*(0.1013)
                                                                                  = 8
Die Cost
                     (0.3/cm^2)
                                        = $4900/33
                                                                        = $148.48
                              (1.0/cm^2)
                                                   = $4900/8
$612.50
Testing Cost
                                        = $400*(1/120)/0.4219
                     (0.3/cm^2)
                                                                          $7.90
                              (1.0/cm^2)
                                                   = $400*(1/120)/0.1013
$32.91
                                                                        = $176.38
                                        = $148.48+$7.90+$20
Total Cost
                     (0.3/cm^2)
                                                   = $612.50+$32.91+$20
                               (1.0/cm^2)
$665.41
```



Metrics of Performance





Definitions



Performance is in units of things per sec



- Performance is in units of things per sec
 - bigger is better

- Performance is in units of things per sec
 - bigger is better
- · If we are primarily concerned with response time

- Performance is in units of things per sec
 - bigger is better
- If we are primarily concerned with response time

Definitions

- Performance is in units of things per sec
 - bigger is better
- If we are primarily concerned with response time

" X is n times faster than Y" means

Definitions

- Performance is in units of things per sec
 - bigger is better
- If we are primarily concerned with response time

" X is n times faster than Y" means

Definitions

- Performance is in units of things per sec
 - bigger is better
- If we are primarily concerned with response time

" X is n times faster than Y" means

Performance(Y) Execution_time(X)

Another way of saying this: "Speedup of X compared to Y is n".



Alternative definitions...

- Performance = instructions / second
- Performance = FLOPS
- Performance = GHz
- Marketing numbers!
- Only consistent measure is total execution time.





Real Applications



- Real Applications
- Kernels
 - Small key piece from real program.
 - E.g., "Livermore Loops", "Linpack"



- Real Applications
- Kernels
 - Small key piece from real program.
 - E.g., "Livermore Loops", "Linpack"
- Toy benchmarks
 - E.g., Sieve of Eratosthenes, Puzzle, Quicksort, ...
 - Leave these in APSC 160/CPSC 260



- Real Applications
- Kernels
 - Small key piece from real program.
 - E.g., "Livermore Loops", "Linpack"
- Toy benchmarks
 - E.g., Sieve of Eratosthenes, Puzzle, Quicksort, ...
 - Leave these in APSC 160/CPSC 260
- Synthetic benchmarks
 - Do not compute anything a user could want.
 - Whetstone, Dhrystone



Choosing Programs to Evaluate Performance

- Real Applications
- Kernels
 - Small key piece from real program.
 - E.g., "Livermore Loops", "Linpack"
- Toy benchmarks
 - E.g., Sieve of Eratosthenes, Puzzle, Quicksort, ...
 - Leave these in APSC 160/CPSC 260
- Synthetic benchmarks
 - Do not compute anything a user could want.
 - Whetstone, Dhrystone
- What are the advantages / disadvantages?





What do you look for when buying a computer?



- What do you look for when buying a computer?
- What programs do you run most often?



- What do you look for when buying a computer?
- What programs do you run most often?
- Benchmark Suite := collection of applications used to measure performance of computer.



- What do you look for when buying a computer?
- What programs do you run most often?
- Benchmark Suite := collection of applications used to measure performance of computer.
- Example: SPECint CPU2006 (www.spec.org)
 - 12 applications (gzip, gcc, perl, + other more exotic programs)



- What do you look for when buying a computer?
- What programs do you run most often?
- Benchmark Suite := collection of applications used to measure performance of computer.
- Example: SPECint CPU2006 (www.spec.org)
 - 12 applications (gzip, gcc, perl, + other more exotic programs)
- Benchmarks change periodically as software gets more complex
 - e.g., SPEC2006, SPEC2000, SPEC95, SPEC92, SPEC89



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

which computer is fastest?

A is 10 times faster than B for program P1



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2
- B is 2 times faster than C for program P1



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2
- B is 2 times faster than C for program P1
- C is 50 times faster than A for program P2



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2
- B is 2 times faster than C for program P1
- C is 50 times faster than A for program P2
- C is 5 times faster than B for program P2



	Computer A	Computer B	Computer C	
<u>Program P1</u>	1 sec	<u>10 sec</u>	<u>20 sec</u>	
Program P2	1000 sec	100 sec	20 sec	

which computer is fastest?

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2
- B is 2 times faster than C for program P1
- C is 50 times faster than A for program P2
- C is 5 times faster than B for program P2

Which computer would you consider "fastest overall" or "best"?

A: **A B**: **B**

C: C

D: none is fastest

E: all are fastest



	Computer A	Computer B	Computer C		
Program P1	1 sec	<u>10 sec</u>	<u>20 sec</u>		
Program P2	1000 sec	100 sec	20 sec		
Total Time	1001 sec	110 sec	40 sec		

which computer is fastest?

- A is 10 times faster than B for program P1
- A is 20 times faster than C for program P1
- B is 10 times faster than A for program P2
- B is 2 times faster than C for program P1
- C is 50 times faster than A for program P2
- C is 5 times faster than B for program P2

Which computer would you consider "fastest overall" or "best"?

A: A B: B

C: C

D: none is fastest

E: all are fastest





- Using total execution time:
 - B is 9.1 times faster than A
 - C is 25 times faster than A
 - C is 2.75 times faster than B
 - => Summarize performance using average execution time:

Average Execution Time =
$$\frac{1}{n} \sum_{i=1}^{n} \text{Time}_{i}$$

What if P1 and P2 are <u>not</u> run equal number of times?



- Using total execution time:
 - B is 9.1 times faster than A
 - C is 25 times faster than A
 - C is 2.75 times faster than B
 - => Summarize performance using average execution time:

Average Execution Time =
$$\frac{1}{n} \sum_{i=1}^{n} \text{Time}_{i}$$
 Avg(B) = 55
Avg(C) = 20

• What if P1 and P2 are not run equal number of times?

Avg(A) = 500.5



Weighted Execution Time

$$\sum_{i=1}^{n} Weight_{i} \times Time_{i}$$

Geometric Mean (used for SPEC 2000, SPEC 2006)

Geometric Mean =
$$\sqrt{\prod_{i=1}^{n} Execution Time Ratio_{i}}$$

$$\frac{\text{Geometric Mean}(X_1, X_2, ..., X_n)}{\text{Geometric Mean}(Y_1, Y_2, ..., Y_n)} = \text{Geometric Mean}\left(\frac{X_1}{Y_1}, \frac{X_2}{Y_2}, ..., \frac{X_n}{Y_n}\right)$$



Weighted Execution Time

$$\sum_{i=1}^{n} Weight_{i} \times Time_{i}$$

Geometric Mean (used for SPEC 2000, SPEC 2006)

Geometric Mean =
$$\sqrt{\prod_{i=1}^{n} \text{Execution Time Ratio}_{i}}$$

"Speedup" for benchmark "i"

$$\frac{\textit{Geometric Mean}(X_1, X_2, ..., X_n)}{\textit{Geometric Mean}(Y_1, Y_2, ..., Y_n)} = \textit{Geometric Mean}\left(\frac{X_1}{Y_1}, \frac{X_2}{Y_2}, ..., \frac{X_n}{Y_n}\right)$$



Example: Weighted Execution Time

	C	Computer	'S	Weightings			
	А	В	С	W(1)	W(2)	W(3)	
P1	1	10	20	0.50	0.909	0.999	
P2	1000	100	20	0.50	0.091	0.001	
W(1)	500.5	55.00	20.00				
W(2)	91.91	18.19	20.00				
W(3)	2.00	10.09	20.00				

 Which computer (A,B, or C) is "fastest" <u>depends upon</u> weighting of program mix.



	Normalized to A		Normalized to B			Normalized to C			
	Α	В	С	Α	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0



	Normalized to A		Normalized to B			Normalized to C			
	Α	В	С	Α	В	С	Α	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

 Geometric mean => C fastest regardless of which machine we normalize to. <u>Consistent regardless of "base machine".</u>



	Normalized to A			Normalized to B			Normalized to C		
	Α	В	С	А	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

- Geometric mean => C fastest regardless of which machine we normalize to. <u>Consistent regardless of "base machine".</u>
- Drawback of Geom. Mean: Does not predict execution time.



	Normalized to A			Norma	alized	to B	Normalized to C		
	Α	В	С	Α	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

- Geometric mean => C fastest reg normalize to. Consistent regardle
- Drawback of Geom. Mean: Does

What are we comparing when we use "average performance"?

- A: One program versus another program across a set of different computers
- B: One computer versus another computer across a set of different programs.
- C: Not sure



	Normalized to A			Normalized to B			Normalized to C		
	Α	В	С	А	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

- Geometric mean => C fastest regardless of which machine we normalize to. <u>Consistent regardless of "base machine".</u>
- Drawback of Geom. Mean: Does not predict execution time.



	Normalized to A			Norma	alized	to B	Normalized to C		
	Α	В	С	Α	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

- Geometric mean => C fastest reg normalize to. Consistent regardle
- Drawback of Geom. Mean: Does

What are we comparing when we use "average performance"?

- A: One program versus another program across a set of different computers
- B: One computer versus another computer across a set of different programs. ✓
- C: Not sure



	Normalized to A			Normalized to B			Normalized to C		
	Α	В	С	А	В	С	А	В	С
Program P1	1.0	10.0	20.0	0.1	1.0	2.0	0.05	0.5	1.0
Program P2	1.0	0.1	0.02	10.0	1.0	0.2	50.0	5.0	1.0
Arith Mean	1.0	5.05	10.01	5.05	1.0	1.1	25.03	2.75	1.0
Geom Mean	1.0	1.0	0.63	1.0	1.0	0.63	1.58	1.58	1.0
Total Time	1.0	0.11	0.04	9.1	1.0	0.36	25.03	2.75	1.0

- Geometric mean => C fastest regardless of which machine we normalize to. <u>Consistent regardless of "base machine".</u>
- Drawback of Geom. Mean: Does not predict execution time.



 Harmonic Mean very popular in Computer Architecture Research (HM of "rates" tracks execution time)


Harmonic Mean =
$$\frac{n}{\sum \frac{1}{\text{Execution Time Ratio}_{i}}}$$

Mathematical relationship:

Harmonic Mean ≤ Geometric Mean ≤ Arithmetic Mean



SPEC Benchmark Evolution



- Changes reflect changes in computer usage with time.
- Uses geometric mean speedup.



Controversy Over?

- Daniel Citron et al., "The Harmonic or Geometric Mean: Does it Really Matter?" ACM Computer Architecture News, vol.34, no. 4, Sept. 2006
- Found that rankings based upon harmonic mean are very close to those based upon geometric mean (for SPEC 2000).
- Recommend using harmonic mean of "speedup" if considering design alternatives when designing a microprocessor. "Outliers" less likely with real machines studied in above paper but very likely during early stages of microprocessor design (which would cause larger difference in geometric versus harmonic mean).



Quantitative Principles of Computer Design

"Make the Common Case Fast"

If you keep doing something over and over... find a clever way to make it faster.





Original ketchup bottle (bottle on left) hard to get ketchup out of.

Store "upside down" so ketchup always ready to come out (bottle on right).



Quantitative Principl

Two engineers arguing. One says improve floating-point unit by 40x for division. Another says improve FP unit by 1.5x for all floating point operations. Have to pick one.

"Make the Common C

A: Speedup division by a factor of 40x

B: Speedup all FP operations by a factor of 1.5x

C: Not sure

If you keep doing some find a clever way to make it faster.



Original ketchup bottle (bottle on left) hard to get ketchup out of.

Store "upside down" so ketchup always ready to come out (bottle on right).



Quantitative Principles of Computer Design

"Make the Common Case Fast"

If you keep doing something over and over... find a clever way to make it faster.






Original ketchup bottle (bottle on left) hard to get ketchup out of.

Store "upside down" so ketchup always ready to come out (bottle on right).



Very Important: **Amdahl's Law**

In 1967, Gene Amdahl examined question of whether it makes sense to develop parallel processors. Argued that it was very important to focus on a single processor (i.e., "core") since could never get rid of portion of code that could not be parallelized.




$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times \left[(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right]$$



Very Important: **Amdahl's Law**

In 1967, Gene Amdahl examined question of whether it makes sense to develop parallel processors. Argued that it was very important to focus on a single processor (i.e., "core") since could never get rid of portion of code that could not be parallelized.




$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times \left[(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right]$$

$$Speedup_{overall} = \frac{ExTime_{old}}{ExTime_{new}} = \frac{1}{\left(1 - Fraction_{enhanced}\right) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$



Very Important: **Amdahl's Law**

In 1967, Gene Amdahl examined question of whether it makes sense to develop parallel processors. Argued that it was very important to focus on a single processor (i.e., "core") since could never get rid of portion of code that could not be parallelized.



$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times \left[(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right]$$

$$Speedup_{overall} = \frac{ExTime_{old}}{ExTime_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

Best you could ever hope to do:

Speedup_{maximum} =
$$\frac{1}{(1 - Fraction_{enhanced})}$$



Example: Floating Point (FP) Square Root (FPQSR)

- 20% of ExTime_{old} due to FPSQR
- 50% of ExTime_{old} due to <u>all</u> FP operations.
- Two alternatives:
 - Speedup FPSQR by a factor of 10
 - Speedup all FP operations by a factor of 1.6
- Which is better?



Example: Floating Point (FP) Square Root (FPQSR)

- 20% of ExTime_{old} due to FPSQR
- 50% of ExTime_{old} due to <u>all</u> FP operations.
- Two alternatives:
 - Speedup FPSQR by a factor of 10
 - Speedup all FP operations by a factor of 1.6
- Which is better?

Speedup_{FPSQR} =
$$\frac{1}{(1-0.2) + \frac{0.2}{10}} = \frac{1}{0.82} = 1.22$$

Speedup_{FP} = $\frac{1}{(1-0.5) + \frac{0.5}{1.6}} = \frac{1}{0.8125} = 1.23$



- Three possible enhancements:
 - Speedup₁ = 30
 - Speedup₂ = 20
 - Speedup₃ = 15
- If E₁ and E₂ each usable 25% of time, what fraction must E₃ be used to achieve overall speedup of 10?



- Three possible enhancements:
 - Speedup₁ = 30
 - Speedup₂ = 20
 - Speedup₃ = 15
- If E₁ and E₂ each usable 25% of time, what fraction must E₃ be used to achieve overall speedup of 10?


What fraction must E_3 be?

A: Figured out equation, need calculator

B: No clue how to start



- Three possible enhancements:
 - Speedup₁ = 30
 - Speedup₂ = 20
 - Speedup₃ = 15
- If E₁ and E₂ each usable 25% of time, what fraction must E₃ be used to achieve overall speedup of 10?




What fraction must E_3 be?

A: Figured out equation, need calculator

B: No clue how to start



- Three possible enhancements:
 - Speedup₁ = 30
 - Speedup₂ = 20
 - Speedup₃ = 15
- If E₁ and E₂ each usable 25% of time, what fraction must E₃ be used to achieve overall speedup of 10?




0.1 = 0.25*(1/30) + 0.25*(1/20) + X*(1/15) + (0.5-X)Solve to get: X = 0.45 What fraction must E_3 be?

A: Figured out equation, need calculator

B: No clue how to start




What is a "Clock Cycle"?



- Old days: 10 levels of gates
- Today: determined by numerous time-of-flight issues + gate delays
 - clock propagation, wire lengths, drivers



What is a "Clock Cycle"?



- FO4 (fan-out-4 delay)
- delay of an inverter
 - driven by inverter 4x smaller
 - drives inverter 4x bigger




Processor Performance Equation

("Iron Law" of computer performance)

$$\frac{\mathsf{CPU time}}{\mathsf{Program}} = \frac{\mathsf{Instructions}}{\mathsf{Program}} \times \frac{\mathsf{Clock Cycles}}{\mathsf{Instruction}} \times \frac{\mathsf{Seconds}}{\mathsf{Clock Cycle}}$$

Execution Time =
$$\frac{1}{\text{Performance}}$$
 = (Instr. Count) × (CPI) × (cycle time)

Cycles Per Instruction (CPI)





Computing Cycles Per Instruction

The CPI in the processor performance equation refers to the average cycles per instruction across all instructions executed by a program.

If different instructions take a different number of cycles, then we can also express "CPU Time" as:

CPU Time = Cycle Time
$$\times \sum_{j=1}^{n} CPI_{j} \times I_{j}$$
 (2)

Where: I_j = Instruction count for instruction of type "j"

CPI_j = cycles per instruction for instruction of type j

Then, we can substitute (2) into (1) to obtain:

$$CPI = \sum_{j=1}^{n} CPI_{j} \times F_{j}$$
 where $F_{j} = \frac{I_{j}}{Instruction Count}$

Here F_j is the normalized instruction frequency for instructions of type j



After graduating, at a small startup company you are asked to create a "soft core" processor that will be implemented on an FPGA to run specialized software.

You consider a particular way of optimizing the way one of the instructions is implemented. You implement your processor both "with" and "w/o" this optimization and measure:

- cycle_time_{"with"} = 1.05*cycle_time_{"w/o"}
- $IC_{\text{"with"}} = 0.99 * IC_{\text{"w/o"}}$
- $CPI_{"with"} = 1.01*CPI_{"w/o"}$

Should you use the optimization in your processor?



After graduating, at a small startup company you are asked to create a "soft core" processor that will be implemented on an FPGA to run specialized software.

You consider a particular way of optimizing the way one of the instructions is implemented. You implement your processor both "with" and "w/o" this optimization and measure:

- cycle_time_{"with"} = 1.05*cycle_time_{"w/o"}
- IC_{with} = 0.99* $IC_{w/o}$
- $CPI_{"with"} = 1.01*CPI_{"w/o"}$

Should you use the optimization in your processor?

Speedup of processor with optimization compared to to processor without optimization is:

A: 1.05

B: 0.95

C: 1.10

D: 0.90

E: Not sure



After graduating, at a small startup company you are asked to create a "soft core" processor that will be implemented on an FPGA to run specialized software.

You consider a particular way of optimizing the way one of the instructions is implemented. You implement your processor both "with" and "w/o" this optimization and measure:

- cycle_time_{"with"} = 1.05*cycle_time_{"w/o"}
- IC_{with} = 0.99* $IC_{w/o}$
- $CPI_{"with"} = 1.01*CPI_{"w/o"}$

Should you use the optimization in your processor?

Speedup of processor with optimization compared to to processor without optimization is:

A: 1.05

B: 0.95 🗸

C: 1.10

E: Not sure



$$Speedup_{"with vs. w/o"} = \frac{Time_{"w/o"}}{Time_{"with"}} = \frac{IC_{"w/o"} \times CPI_{"w/o"} \times cycle_time_{"w/o"}}{IC_{"with"} \times CPI_{"with"} \times cycle_time_{"with"}}$$

$$= \frac{IC_{"w/o"} \times CPI_{"w/o"} \times cycle_time_{"w/o"}}{0.99 \times IC_{"w/o"} \times 1.01 \times CPI_{"w/o"} \times 1.05 \times cycle_time_{"w/o"}}$$


$$= 0.95$$

Performance is ~5% better without this optimization.



Computer Performance

Triangle (at right) is reminder that often when we try to reduce one factor in the processor performance equation another factor increases.




	Inst Count	CPI	Clock Rate
Program	X	Χ	
Compiler	X	Χ	
Inst. Set.	X	X	
Micro Arch.		X	X
Technology		X	X



How Do You Measure CPI?

(on real hardware)

- Modern processors contain hardware "performance counters"
 - Can read using special instructions / developer tools
 - Intel VTune Performance Analyzer
 - AMD CodeAnalyst Performance Analyzer






How Do You Measure CPI?

(when designing a microprocessor)

- Functional Simulator (C/C++)
 - Emulate one instruction at a time.
 - Measure F_i then use CPI equations (not very accurate)
- Performance Simulator (C/C++)
 - Create a "timing model" to capture when stalls occur
 - Not exact, but accurate enough for design exploration
- RTL Model (VHDL, Verilog) EECE 353/379; EECE 479
 - Precise measure of CPI
 - Very slow for large processors





How Do You

(when designir


How accurate does a "performance simulator" need to predict performance to be to be useful when architecting a microprocessor:

A: Must predict number of cycles exactly

B: 1% max error

E: Not sure

- Functional Simulator (C/C++)
 - Emulate one instruction at a C: 5% max error
 - Measure F_i then use CPI eq D: 10% max error
- Performance Simulator (C/C-
 - Create a "timing model" to capture when stalls occur
 - Not exact, but accurate enough for design exploration
- RTL Model (VHDL, Verilog) EECE 353/379; EECE 479
 - Precise measure of CPI
 - <u>Very</u> slow for large processors





How Do You

(when designir


How accurate does a "performance simulator" need to predict performance to be to be useful when architecting a microprocessor:

A: Must predict number of cycles exactly B: 1% max error

Emulate one instruction at a C: 5% max error ✓ (5-10% is typical goal


- Measure F_i then use CPI ed D: 10% max error ✓ in industry)

- Functional Simulator (C/C++)
- Performance Simulator (C/C-
 - Create a "timing model" to capture when stalls occur
 - Not exact, but accurate enough for design exploration
- RTL Model (VHDL, Verilog) EECE 353/379; EECE 479
 - Precise measure of CPI
 - Very slow for large processors





Industry Practice





Take Advantage of Parallelism

Another fundamental principle of computer design is to "take advantage of parallelism".

Much of this course explores how parallelism is uncovered and exploited in modern microprocessors.

There are many different levels of parallelism:

- Independent programs can run on different processors. This is known as "thread level parallelism" (TLP).
- Multiple instances of the *same* program can operate on different input data. This is known as "data level parallelism" (DLP).
- Instructions may be independent. A significant focus of computer architecture over the past 25 years has been exploiting "instruction level parallelism" (ILP)
- Different parts of a digital circuit operate in parallel during clock cycle (e.g., different "processes" in VHDL "architecture")




Principle of Locality

Real programs are seldom completely "random". They have structure and purpose. As a result of this, they behave in ways that are often far more "predictable" than the programmer creating the program might suspect. In particular, programs exhibit a property known as "locality":

- Example: Programs spend 90% of time executing 10% of code.
- There are many other forms of locality that have been observed and that are exploited in microprocessors. We will see several.




!/\$ (Bang for the Buck) [Price-Performance]





Fallacies and Pitfalls...

 <u>Fallacy</u>: Relative performance can be judged by performance on a single benchmark suite:



Perf. of Pentium 4 (1.7GHz) versus PIII (1.0 GHz)



Fallacies and Pitfalls...

- <u>Pitfall</u>: Falling Prey to Amdahl's Law.
- Fallacy: Benchmarks remain valid indefinitely.
- <u>Pitfall</u>: Comparing hand-coded assembly and compilergenerated, high-level language performance.
- Fallacy: Peak performance tracks observed performance.
- <u>Fallacy</u>: The best design for a computer optimizes the primary objective w/o considering implementation.
- <u>Pitfall</u>: Ignoring cost of software.
- <u>Fallacy</u>: Synthetic Benchmarks predict performance for real programs.
- <u>Fallacy</u>: MIPS (millions of instructions per second) is an accurate measure for comparing performance among computers.



Summary

- In this (long) slide set we explored the fundamentals of computer architecture. We focused in particular on the quantitative principles of computer architecture.
- In the next slide set, we will apply quantitative principles when considering how best to design an instruction set architecture.
 Among other things, this will help us see why MIPS64, which we also learned about in this slide set, is a good instruction set.
- In later slide sets, we will see how quantitative principles have influence the hardware microarchitecture of today's microprocessors.