



# Intel 486

ntel began the i486 processor development program shortly after it introduced the 386 processor in 1985. From initial concept, the chip design team worked with the following CPU goals:

 ensure binary compatibility with the 386 microprocessor and the 387 math conrocessor.

- increase performance by two to three times over a 386/387 processor system at the same clock rate, and
- extend the IBM PC standard architecture of the 386 CPU with features suitable for minicomputers.




Figure 1. Block diagram of the i486 processor.




Figure 3. The 486 CPU pipeline.

John H. Crawford, "The i486 CPU: Executing Instructions in One Clock Cycle", **IEEE Micro**, Feb. 1990



### Introduction to Slide Set 4

In the last slide set we learned about how instruction set architectures are designed.

In this slide set, we start looking at how to implement hardware for the instruction set architecture (ISA).

We will design a processor at the "microarchitecture level". Every ISA can be implemented in many ways representing different tradeoffs in performance, cost, power, etc... (e.g., Intel Atom and Intel Core i7, both implement "x86")

We start by looking at how to translate an ISA specification into hardware. Then, we learn about a very important microarchitecture optimization called pipelining.



# Learning Objectives

- By the time we finish discussing these slides, you should be able to:
  - Describe the five basic steps of instruction processing
  - Describe the components of a simple single-cycle processor implementation and how these components interact and also analyze its performance
  - Describe a simple multicycle processor and analyze it's performance
  - Define pipelining and explain it using a simple analogy
  - Describe arithmetic pipelines and the limitations of pipelining
  - Explain the simple five stage pipeline
  - Describe pipelined control signals and explain their purpose
  - Define the term hazard in the context of computer architecture; list and explain three important types of hazards in instruction pipelines
  - Describe the fundamental approaches used to overcome hazards



# Implementing MIPS64

After defining an instruction set architecture we want to design an implementation of that processor.

Rather than start by designing a super-duper optimized microprocessor that implements MIPS64, let's first consider how to define a very simple processor. This processor is not very fast, but it will run MIPS64 programs correctly.



# Recall: MIPS64 Encoding

#### I-type instruction




Encodes: Loads and stores of bytes, half words, words, double words. All immediates (rt - rs op immediate)

Conditional branch instructions (rs is register, rd unused)

Jump register, jump and link register


(rd = 0, rs = destination, immediate = 0)

#### R-type instruction



Register-register ALU operations: rd - rs funct rt Function encodes the data path operation: Add, Sub, . . Read/write special registers and moves

#### J-type instruction



Jump and jump and link Trap and return from exception

- These instruction encodings help simplify the hardware implementation.
- One reason is that the opcode is always in the same place regardless of the instruction format.
- Another reason is that the width of each instruction is the same.
- The "register specifiers" (rs,rt,rd) are at a known position regardless of which instruction the opcode specifies.



# A Simple RISC Implementation

- Instruction fetch cycle (IF)
  - Send PC to memory and fetch the current instruction from memory.
     Update the PC to next sequential PC by adding 4 (NOTE: SimpleScalar adds 8—important in Assignment #3)
- 2. Instruction Decode/Register fetch cycle (ID)
  - decode instruction (what does it do?)
  - read source registers
  - compute branch target and condition
- 3. Execute/effective address cycle (EX)
  - memory reference: ALU computes effective address from base register and offset.
  - register-register ALU instruction: ALU performs operation
  - register-immediate ALU instruction: ALU performs operation




# A Simple RISC Implementation

- 4. Memory access (MEM)
  - load: read memory @ effective address
  - store: write value from register to effective address
- 5. Write-back cycle (WB)
  - Register-Register/Register Immediate/Load: Write the result into the register file.




# Simple Single Cycle MIPS64



- Start by looking at each component one at a time.
- This is just <u>ONE</u> way to build a processor that implements (most of) MIPS64.
- "How was this design created?" Next few slides we look at each component and see how it relates to the ISA (MIPS64) we want to implement.

Current Logical State
of the Machine

Next Logical State
of the Machine






### Instructions are 1's and 0's...

Example: The following "assembly code"

DADD R1,R2,R3

Is translated into "machine language" (1's and 0's) as:



Details of encoding is not important here...

More important: Where are these 0's and 1's stored?




### Instruction Fetch


- Before we can execute an instruction, we need to get the 1's and 0's that tell us what the instruction should do.
- The "machine language" instructions are stored in an instruction memory.
- The next instruction we should "execute" is pointed to by a program counter (PC).
- After executing an instruction we go to the next sequential instruction unless the instruction is a branch or jump.




### Instruction Fetch



Each clock cycle: Send "PC" (program counter) to instruction memory to fetch an instruction and also add 4 to the PC.








### **Arithmetic Instructions**

- Arithmetic instructions (e.g., DADD R1,R2,R3) read two register operands (R2, R3) and write to a third register operand (R1).
- We need somewhere to store the registers. We will place them in a "register file".
- We also need some hardware to do the arithmetic.
  We can place hardware for various operations
  (addition, subtraction, multiplication, shift, etc...)
  inside one "block" which we will call an "arithmetic logic unit" (ALU)



### R-type ALU instructions



14



Register

numbers

# R-type ALU ir

Read

Read

data 1

Building a Da Why is there both a "Read register 1" and "Read register 2"?

> A: Need to read both instruction and data from register file.

> B: Some MIPS64 instructions use value from one source operand to pick a second register to read.

C: Some MIPS64 instructions have two source operands.

D: Both B and C

E: Not sure.

data 2 Write Data Data RegWrite 0x000000000000000 30 R1 0x00000000000FFFF R2 0x000000010000080 'Register File" R3 0x0000000000000000 0xFFFFFFFFFF8AB R31

Registers

Read

Read

Write

register

register 1

register 2

MIPS64 needs registers => register file.

Need ALU that supports various operations (add, subtract, multiple, and, or, xor, ...)

<u>5-bits</u> encodes 2<sup>5</sup>=<u>32</u> register numbers ("specifiers"), each register contains 64-bits. Total number of registers in register file is 32 (total storage = 32x64 = 2048 bits).



Register

Read

data 1

R3

R31

Building a Da Why is there both a "Read register 1" R-type ALU in and "Read register 2"?

> A: Need to read both instruction and data from register file.

> B: Some MIPS64 instructions use value from one source operand to pick a second register to read.

C: Some MIPS64 instructions have two source operands. 🗸

D: Both B and C

E: Not sure.

numbers register 2 Registers Write register Read data 2 Write Data Data RegWrite 0x000000000000000 30 0x00000000000FFFF R1 R2 0x000000010000080 'Register File"

Read

Read

register 1

MIPS64 needs registers => register file.

Need ALU that supports various operations (add, subtract, multiple, and, or, xor, ...)


<u>5-bits</u> encodes 2<sup>5</sup>=<u>32</u> register numbers ("specifiers"), each register contains 64-bits. Total number of registers in register file is 32 (total storage = 32x64 = 2048 bits).

0x0000000000000000

0xFFFFFFFFFF8AB



## Internal organization of Register File



In EECE 353, you designed this register file in VHDL.




# Accessing Data in Memory

- In addition to registers, we need a larger memory space to hold data. We need to be able to both read values from this memory using load instructions, e.g., LD R1, 0(R2), and write values to it using store instructions, e.g., SD R1, 0(R2).
- For load and store instructions, MIPS64 supports displacement addressing with a 16-bit displacement. However, memory addresses are 64-bits.
- Also, the displacement value can be negative.
- Thus, we need to be able to "sign extend" the displacement value before the ALU operates on them.



### Hardware for Loads and Stores



#### Example of sign extension:

-128 = 10000000 (8-bits) -128 = 1111111110000000 (16-bits)




# What about Branches/Jumps?

- Real programs have "if" statements, "switch" statements, function calls and returns, etc... How does hardware support them?
- For (conditional) branches, hardware must do two things:
  - 1. Determine <u>target</u> PC of branch. This is the instruction address to go to if the branch is "taken". Target is encoded using PC-relative addressing. "Target PC" = "Branch PC" + 4 + Offset.
  - 2. Determine the <u>outcome</u> of branch--is the branch "taken"? A branch is "taken" if the condition was satisfied. Jump instruction are always "taken".
- Outcome of branch is determined by reading values from register file and comparing them.




### Datapath for Conditional Branches





## Datapath for Conditional




### Why do we shift left by 2?

- A: Need to subtract 4 since we added 4 to PC
- B: Lower 2 bits of instruction address always zero
- C: Need to multiply by 4 since added 4 to PC
- D: Not sure



## Datapath for Conditional




### Why do we shift left by 2?

- A: Need to subtract 4 since we added 4 to PC
- B: Lower 2 bits of instruction address always zero ✓
- C: Need to multiply by 4 since added 4 to PC
- D: Not sure




### Datapath for Conditional Branches





### **Datapath for Conditional Branches**




Instructions are <u>aligned</u> in memory (start at an address which is a multiple of 4 bytes).

The lower two bits of instruction address are always zero, so to save some space we do not store them in the instruction. Thus, the hardware must shift the sign extended PC-offset by 2-bits (filling in the least significant bits with zero).



# Combining Support for Loads/Stores and Arithmetic Instructions




- Above, we combine the hardware introduced in Slides 14 and 17.
- To help us do this, we add two multiplexers:
  - First one before the ALU: Arithmetic instructions read two source registers, but load and store instructions instead combine one register with sign extended displacement field.
  - Second one after data memory: Value written to register file from ALU for R-type, but from data memory for load instructions.

20



# Combine with Branch/Jump



- Above, we combine logic for instruction access (slide 12) with logic for arithmetic and memory instructions (slide 20) with logic for conditional branch execution (slide 19)
- To help us do this, we add one more mux to select the "next PC" value.



# **Datapath Control**

In the prior slide, we have combined the hardware for the different instructions. Each hardware block had a "control input" which we still need to connect to something. The thing missing is a control unit telling each blocks what to do.


After we know what the instruction is—i.e., the 1's and 0's, the control unit can set all the control signals.

The simplest control unit would be a purely combinational logic that reads the 1's and 0's of the instruction and then determines how to set the control signals for the data path hardware on the prior slide. This combinational logic is similar to the code converter used to drive the 7-segment displace in EECE 353 Lab #1.

| Silde Switches (6 right | swi(2) | Silde Switches on the | swi(1) | Swi(1



# Single Cycle MIPS64



The blocks circled are control units.

The top unit sets its outputs only based on the opcode field

The bottom unit decodes the "funct" field for R-type instructions.



## **Example: Performance Comparison**

 Consider a processor with a "magical" clock that adjusts itself each cycle to be only as long as the current instruction needs it to be. So, one clock period could be 100 ps, and the next 200 ps, and the following one 50 ps (i.e., whatever we want it to be).

How much faster is this "magical" processor than a more realistic processor that uses a clock that operates at a fixed frequency?

- For both processors assume the following:
- The hardware takes the following time for different operations
  - Memory Units: 200 picoseconds (ps)
  - ALU and adders: 100 ps
  - Register file (read or write): 50 ps
  - multiplexers, control unit, PC accesses, sign extension unit, and wires have no delay...
- Software:
  - 25% Loads, 10% stores, 45% ALU, 15% branches, 5% jumps...



### Solution

- Execution Time = IC \* CPI \* Clock Time
- For both designs, we know CPI = 1.0

Inst. Class	Functional units used by the instruction class								
R-Type	Inst. Fetch	Reg. Read		ALU		Reg. \	Vrite		
Load	Inst. Fetch	Reg. Read		ALU		Mem.	Read	Re	g. Write
Store									
Branch									
Jump									
		<u> </u>	П		I				<u> </u>
Inst. Class	Inst. Mem	Reg. Read	ĮΑ	LU	Data I	Mem	Reg. W	r	Total
R-type	200	50	1	00	0		50		400 ps
Load									
Store									
Branch									
Jump			+						



### Solution

- Execution Time = IC \* CPI \* Clock Time
- For both designs, we know CPI = 1.0

Inst. Class	Functional units used by the instruction class						
R-Type	Inst. Fetch	nst. Fetch Reg. Read ALU Reg. Write					
Load	Inst. Fetch	Reg. Read	ALU	Mem. Read	Reg. Write		
Store	Inst. Fetch	Reg. Read	ALU	Mem. Write			
Branch	Inst. Fetch	Reg. Read	ALU				
Jump	Inst. Fetch		ALU				

Inst. Class	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Wr	Total
R-type	200	50	100	0	50	400 ps
Load						
Store						
Branch						
Jump						
<u> </u>						



Reg. Read

Variable clock CPU is roughly how much faster than fixed clock CPU?

Execution Time = IC \* CPI \* Cld

A: 0.85x (slower)

For both designs, we know CPI C: 1.15x (faster)

Inst. Fetch

Inst. Fetch

Inst. Fetch

Inst. Fetch

Inst. Fetch

Inst. Class

R-Type

Load

Store

Branch

Jump

B: 1.00x (no faster)

D: 1.30x (faster)

Turictional units	E: 1.45x	(faster)	
Reg. Read			
Reg. Read	ALU	Mem. Read	Reg. Write
Reg. Read	ALU	Mem. Write	

Inst. Class	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Wr	Total
R-type	200	50	100	0	50	400 ps
Load						
Store						
Branch						
Jump						
-						

ALU

**ALU** 



Variable clock CPU is roughly how much faster than fixed clock CPU?

Execution Time = IC \* CPI \* Cld B: 1.00x (no faster)

A: 0.85x (slower)

For both designs, we know CPI C: 1.15x (faster)

D: 1.30x (faster) 🗸

Inst. Class	I	Functional units	F: 1.45x	(faster)	
R-Type	Inst. Fetch	Reg. Read		1.09	
Load	Inst. Fetch	Reg. Read	ALU	Mem. Read	Reg. Write
Store	Inst. Fetch	Reg. Read	ALU	Mem. Write	
Branch	Inst. Fetch	Reg. Read	ALU		
Jump	Inst. Fetch		ALU		

Inst. Class	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Wr	Total
R-type	200	50	100	0	50	400 ps
Load						
Store						
Branch						
Jump						



### Solution

- Execution Time = IC \* CPI \* Clock Time
- For both designs, we know CPI = 1.0

Inst. Class	Functional units used by the instruction class				
R-Type	Inst. Fetch	nst. Fetch Reg. Read ALU Reg. Write			
Load	Inst. Fetch	Reg. Read	ALU	Mem. Read	Reg. Write
Store	Inst. Fetch	Reg. Read	ALU	Mem. Write	
Branch	Inst. Fetch	Reg. Read	ALU		
Jump	Inst. Fetch		ALU		

Inst. Class	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Wr	Total
R-type	200	50	100	0	50	400 ps
Load						
Store						
Branch						
Jump						
<u> </u>						

Software: 25% Loads, 10% stores, 45% ALU, 15% branches, 5% jumps



### Solution

- Execution Time = IC \* CPI \* Clock Time
- For both designs, we know CPI = 1.0

Inst. Class	Functional units used by the instruction class				
R-Type	Inst. Fetch	Reg. Read	ALU	Reg. Write	
Load	Inst. Fetch	Reg. Read	ALU	Mem. Read	Reg. Write
Store	Inst. Fetch	Reg. Read	ALU	Mem. Write	
Branch	Inst. Fetch	Reg. Read	ALU		
Jump	Inst. Fetch		ALU		

Inst. Class	Inst. Mem	Reg. Read	ALU	Data Mem	Reg. Wr	Total
R-type	200	50	100	0	50	400 ps
Load	200	50	100	200	50	600 ps
Store	200	50	100	200		550 ps
Branch	200	50	100	0		350 ps
Jump	200		100			300 ps

Software: 25% Loads, 10% stores, 45% ALU, 15% branches, 5% jumps



### Solution, cont'd (we will take this up in class)

- "Average" CPU clock cycle = 600 ps x 25% + 550 ps x 10% + 400 ps x 45% + 350 ps x 15% + 300 ps x 5% = 452.5 ps
- Fixed clock needs to accommodate instruction that takes longest, i.e., the load instruction, which takes 600 ps.
- So, "magic" variable clock CPU is 600 ps / 452.5 ps = 1.33 times faster

PROBLEM: uses magic (not practical to build)




### Solution, cont'd (we will take this up in class)


- "Average" CPU clock cycle = 600 ps x 25% + 550 ps x 10% + 400 ps x 45% + 350 ps x 15% + 300 ps x 5% = 452.5 ps
- Fixed clock needs to accommodate instruction that takes longest, i.e., the load instruction, which takes 600 ps.
- So, "magic" variable clock CPU is 600 ps / 452.5 ps = 1.33 times faster

PROBLEM: uses magic (not practical to build)





























Still has poor performance (small subset of HW in use at any time)



Loads: 4 cycles (IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles (IF/Reg Read+Ex/Mem)

ALU: 2 cycles (IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles (IF/Reg Read+Ex)

Determine <u>average CPI</u> assuming: 25% of instructions are Loads, 10% are stores, 45% are ALU, 15% are branches, and are 5% jumps



Loads: 4 cycles (IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles (IF/Reg Read+Ex/Mem)

ALU: 2 cycles (IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles (IF/Reg Read+Ex)

Determine <u>average CPI</u> assuming: 25% of instructions are Loads, 10% are stores, 45% are ALU, 15% are branches, and are 5% jumps

#### Average CPI is closest to:

A: 2.0

B: 2.5

C: 3.0

D: 3.5



Loads: 4 cycles (IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles (IF/Reg Read+Ex/Mem)

ALU: 2 cycles (IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles (IF/Reg Read+Ex)

 Determine <u>average CPI</u> assuming: 25% of instructions are Loads, 10% are stores, 45% are ALU, 15% are branches, and are 5% jumps

$$CPI = \sum CPI_i \times freq_i$$

#### Average CPI is closest to:

A: 2.0

B: 2.5

C: 3.0

D: 3.5



Loads: 4 cycles (IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles (IF/Reg Read+Ex/Mem)

ALU: 2 cycles (IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles (IF/Reg Read+Ex)

 Determine <u>average CPI</u> assuming: 25% of instructions are Loads, 10% are stores, 45% are ALU, 15% are branches, and are 5% jumps

$$CPI = \sum CPI_i \times freq_i$$

#### Average CPI is closest to:

A: 2.0

B: 2.5 🗸

C: 3.0

D: 3.5



Loads: 4 cycles (IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles (IF/Reg Read+Ex/Mem)

ALU: 2 cycles (IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles (IF/Reg Read+Ex)

 Determine <u>average CPI</u> assuming: 25% of instructions are Loads, 10% are stores, 45% are ALU, 15% are branches, and are 5% jumps

$$CPI = \sum_{i} CPI_{i} \times freq_{i}$$

$$= 4 \times 0.25 + 3 \times 0.10 + 2 \times (0.45 + 0.15 + 0.5)$$

= 2.6

Average CPI is closest to:

A: 2.0

B: 2.5 🗸

C: 3.0

D: 3.5



Loads: 4 cycles

(IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles

(IF/Reg Read+Ex/Mem)

ALU: 2 cycles

(IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles

Determine <u>average CPI</u> assumin

If Multi Cycle clock period is 200 ps and fixed cycle clock period is 600 ps, is Multi Cycle faster?

are stores, 45% are ALU, 15% a

A: Yes, very sure

B: Yes, but not sure

C: Not sure either way

D: No, but not sure

E: No, very sure

 $CPI = \sum_{i} CPI_{i} \times freq_{i}$   $= 4 \times 0.25 + 3 \times 0.10 + 2 \times 0.25 + 3 \times 0.2$ 



Loads: 4 cycles

(IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles

(IF/Reg Read+Ex/Mem)

ALU: 2 cycles

(IF/Reg Read+Ex+WB)

Branches/Jumps: 2 cycles

Determine exercise CDI con-

 Determine <u>average CPI</u> assumin are stores, 45% are ALU, 15% a

If Multi Cycle clock period is 200 ps and fixed cycle clock period is 600 ps, is Multi Cycle faster?

 $CPI = \sum_{i} CPI_{i} \times freq_{i}$ 

B: Yes, but not sure

A: Yes, very sure 🗸

 $= 4 \times 0.25 + 3 \times 0.10 + 2$ 

C: Not sure either way

= 2.6

D: No, but not sure

E: No, very sure



Loads: 4 cycles

(IF/Reg Read+Ex/Mem/WB)

Stores: 3 cycles

(IF/Reg Read+Ex/Mem)

ALU: 2 cycles


- (IF/Reg Read+Ex+WB)
- Branches/Jumps: 2 cycles
- Determine <u>average CPI</u> assumin are stores, 45% are ALU, 15% a
- If Multi Cycle clock period is 200 ps and fixed cycle clock period is 600 ps, is Multi Cycle faster?

 $CPI = \sum CPI_i \times freq_i$  $= 4 \times 0.25 + 3 \times 0.10 + 2 \times 0.10 = 4 \times 0.25 + 3 \times 0.10 = 2 \times 0.1$ = 2.6

- A: Yes, very sure 🗸
- B: Yes, but not sure
- C: Not sure either way
- D: No, but not sure
- E: No, very sure
- Speedup = Ex. Time old / Ex. Time new; NOTE: IC same for both
  - For multi cycle, we have Ex. Time =  $IC \times CPI \times Clock$  cycle
    - $= IC \times 2.6 \times 200 ps = IC \times 520 ps$
  - 600ps/520ps = 1.15x faster than single cycle implementation




# Pipelining: Analogy






# Pipelining Combination Logic









Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400





Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400






Module	Chip Count	Delay, ns
Partial Product generation	34	125
Partial Product reduction	72	150
Final reduction	21	55
Normalization	2	20
Rounding	15	50
Exponent section	4	
Input latches	17	
Output latches	10	
Total	175	400




# Pipelined Floating-Point Multiplier


[Waser and Flynn, 1982]










































































































$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$

## We have a 3-stage pipeline. Why is the performance increase 2.3x and not 3x?


A: Not all stages have same delay

B: Setup time + clock to output delay

C: A and B

D: None of the above

E: Not sure



## -Point Multiplier

setup time = 5 ns clock to output = 17 ns

82 I*Cs* 

Clock Period = 150+5+17 = 172 ns

Cost = 175+82=257 => 45% increase

$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$

## We have a 3-stage pipeline. Why is the performance increase 2.3x and not 3x?


A: Not all stages have same delay

B: Setup time + clock to output delay

C: A and B

D: None of the above

E: Not sure



## -Point Multiplier ynn, 1982]

setup time = 5 ns clock to output = 17 ns


82 I*Cs* 

Clock Period = 150+5+17 = 172 ns

Cost = 175+82=257 => 45% increase

$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% \ increase$$






$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$



#### Pipelined Floating

[Waser and Fly



For any sequence of floating-point multiply operations can we always improve throughput of this circuit by a factor of 2.3x using pipelining?

A: Yes, very sure

B: Yes, but not sure

C: Not sure

D: No, but not sure

E: No, very sure

setup time = 5 ns clock to output = 17 ns

Clock Period = 150+5+17 = 172 ns

Cost = 175+82=257 => 45% increase


$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$



Clock

### Pipelined Floating

[Waser and Fly



For any sequence of floating-point multiply operations can we always improve throughput of this circuit by a factor of 2.3x using pipelining?

A: Yes, very sure

B: Yes, but not sure

C: Not sure

D: No, but not sure

E: No, very sure ✓


setup time = 5 ns clock to output = 17 ns

Clock Period = 150+5+17 = 172 ns

Cost = 175+82=257 => 45% increase

$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$





$$\frac{Throughput_{pipelined}}{Throughput_{un-pipelined}} = \frac{Freq_{pipelined}}{Freq_{un-pipelined}} = \frac{400ns}{172ns} = 2.3 \Rightarrow 130\% increase$$




### Pipelining Idealism/Challenges

- Uniform Subcomputations
  - Goal: Each stage has same delay
  - Achieve by balancing pipeline stages
- Identical Computations
  - Goal: Each computation uses same number of stages
- Independent Computations
  - Goal: start new computation each cycle




# Instruction Pipelining... Start with Single Cycle MIPS64 Processor





#### Add registers between stages of instruction pipeline



- "Pipeline Registers" keep value after rising edge of clock. Identify pipeline register by stage before and after it.
- NOT visible to programmer.




## Instruction Pipelining Example

Let's look at how a single instruction flows through a 5-stage pipeline:


lw R1, 100(R2)




Add registers between stages of execution























Something was wrong in the last example – did you see
 it? Not something missing. Something just wrong.



 Something was wrong in the last example – did you see it? Not something missing. Something just wrong.

#### Thing that is wrong:

A: LW should write a value to memory

B: Cannot read two values from register file in one clock cycle

C: Effective address should be PC-relative

D: LW might write to the wrong register

E: None of the above



 Something was wrong in the last example – did you see it? Not something missing. Something just wrong.

#### Thing that is wrong:

A: LW should write a value to memory

B: Cannot read two values from register file in one clock cycle

C: Effective address should be PC-relative

D: LW might write to the wrong register ✓

E: None of the above



Something was wrong in the last example – did you see
 it? Not something missing. Something just wrong.




- Something was wrong in the last example did you see it? Not something missing. Something just wrong.
  - Load writes to destination register of instruction in IF/ID stage and doing so is wrong.
  - Why?
    - Look at source of "Write Register" in previous slide.
  - Write to destination register of instruction that comes 3 instructions later:


```
lw R1,100(R2); instruction in MEM/WB addu R3,R4,R5; instruction in EX/MEM subu R6,R7,R8; instruction in ID/EX addu R10,R11,R12; instruction in IF/ID
```

- So, which register gets written to? => R10 (i.e., not R1)
- Let's fix this...









































### Pipelining Idealism/Challenges

- Uniform Subcomputations
  - Goal: Each stage has same delay
  - Achieve by balancing pipeline stages
- Identical Computations
  - Goal: Each computation uses same number of stages
  - Achieve by unifying instruction types
- Independent Computations
  - Goal: Avoid hazards
  - Look for ways to minimize pipeline stalls



## ISA Impact

- Uniform Subcomputations
  - Memory addressing modes <=> Disparity of speed between processor and memory.
- Identical Computations
  - RISC: reducing complexity makes each instruction use roughly same number of stages.
- Independent Computations
  - Reg-Reg ("Load-Store"): Makes it easier to identify dependencies (versus Reg-Mem).



#### ISA

Uniform Subcomputations

Memory addressing modes
 processor and memory.

Identical Computations

RISC: reducing complex same number of stages.

Consider the x86 instruction "rep cmpsb". This instruction compares two strings of an arbitrary length. The strings are in memory. They are pointed to by two registers (which are implicit source operands) and the length of the string is specified by a third (implicitly identified) register. Does this instruction satisfy the pipelining idealism?

A: Yes, very sure

B: Yes, but not sure

C: Not sure

D: No, but not sure

E: No, very sure

Independent Computations

 Reg-Reg ("Load-Store"): Makes it easier to identify dependencies (versus Reg-Mem).



### IS

Uniform Subcomputations

Memory addressing modes
 processor and memory.

Identical Computations

RISC: reducing complex same number of stages.

Consider the x86 instruction "rep cmpsb". This instruction compares two strings of an arbitrary length. The strings are in memory. They are pointed to by two registers (which are implicit source operands) and the length of the string is specified by a third (implicitly identified) register. Does this instruction satisfy the pipelining idealism?

A: Yes, very sure

B: Yes, but not sure

C: Not sure

D: No, but not sure

E: No, very sure ✓


Independent Computations

 Reg-Reg ("Load-Store"): Makes it easier to identify dependencies (versus Reg-Mem).



### Analysis of Instruction Pipelining

Step 1: Imagine hardware is replicated for each instruction...





### Step 2: Abstraction

	Clock Number								
	1	2	3	4	5	6	7	8	9
Instruction i	IF	ID	EX	MEM	WB				
Instruction i+1		IF	ID	EX	MEM	WB			
Instruction i+2			IF	ID	EX	MEM	WB		
Instruction i+3				IF	ID	EX	MEM	WB	
Instruction i+4					IF	ID	EX	MEM	WB

- ID,...,WB = "instruction decode," ..., "write back" (slide 6-7)
- Above example:
  - As # instructions increases CPI approaches 1.0 (ideal, can't be faster)
  - In reality, instructions may have "dependencies", hardware may have "hazards" that increase CPI above 1.0



## Pipelining introduces potential "hazards"

	Clock Number								
	1	2	3	4	5	6	7	8	9
DADD R1,R2,R3	IF	ID	EX	MEM	WB				
DSUB R4,R1,R5		IF	ID	EX	MEM	WB			
AND R6,R1,R7			IF	ID	EX	MEM	WB		
OR R8,R1,R9				IF	ID	EX	MEM	WB	
XOR R10,R1,R11					IF	ID	EX	MEM	WB



# Pipelining introduces potential "hazards"

	Clock Number								
	1	2	3	4	5	6	7	8	9
DADD R1R2,R3	IF	ID	EX	MEM	WB				
DSUB R4/R1,R5		IF	ID	EX	MIM	WB			
AND R6,R1,R7			IF	ID	īΧ	MEM	WB		
OR R8 (R1),R9				IF	ID	EX	MEM	WB	
XOR R10,R1,R11					IF	ID	EX	MEM	WB



## Pipelining introduces potential "hazards"

	Clock Number								
	1	2	3	4	5	6	7	8	9
DADD R1R2,R3	IF	ID	EX	MEM	WB				
DSUB R4R1,R5		IF	ID	EX	MIM	WB			
AND R6, R1, R7			IF	ID	īΧ	MEM	WB		
OR R8 (R1),R9				IF	ID	EX	MEM	WB	
XOR R10,R1,R11					IF	ID	EX	MEM	WB

How do instructions after DADD get the correct value for R1?



### Pipeline Hazards

- Structural Hazards
- 2. Data Hazards
- 3. Control Hazards
- We will discuss each type in turn. For each one consider:
  - 1. How is the hazard caused?
  - 2. What are the solutions to "resolve" the hazard?
  - 3. How do different solutions differ in their impact on performance?




#### Structural Hazards

- Caused by resource conflicts
  - Two or more instructions want to use the same hardware at the same time.
- Two ways to resolve structural hazards:
  - Solution 1: Stall
    - Later instruction waits until earlier instruction is finished using resource... BUT this can lead to reduction in performance
  - Solution 2: Replicate hardware
    - Often we can eliminate need for stalling by replicating hardware or building hardware capable of servicing multiple instructions at the same time.



### Structural Hazard Example


What if data and instructions are placed in same memory (at different locations)?





### Structural Hazard Example

What if data and instructions are placed in same memory (at different locations)?





Which processor is faster (& by how much?)

#### Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor <u>with</u> structural hazard has clock rate that is 1.05 times faster than processor <u>w/o</u>.



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor with structural hazard has clock rate that is 1.05 times faster than processor w/o.

Which equation should we use to solve this problem: Amdahl's Law or the processor performance equation (sometimes called the "Iron Law"):

A: Amdahl's Law (very sure)

B: Amdahl's Law (but not 100% sure)

C: Not sure either way

D: Iron Law (but not 100% sure)

E: Iron Law (very sure)



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor with structural hazard has clock rate that is 1.05 times faster than processor w/o.

Which equation should we use to solve this problem: Amdahl's Law or the processor performance equation (sometimes called the "Iron Law"):

A: Amdahl's Law (very sure)

B: Amdahl's Law (but not 100% sure)

C: Not sure either way

D: Iron Law (but not 100% sure)

E: Iron Law (very sure) ✓



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor <u>with</u> structural hazard has clock rate that is 1.05 times faster than processor <u>w/o</u>.



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor with structural hazard has clock rate that is 1.05 times faster than processor w/o.

Recall that the Processor Performance Equation (Iron Law) is: Ex. Time = IC x CPI x cycle\_time

In this problem, does IC (instruction count) change between the two processors?

A: Yes, very sure

B: Yes, but not very sure

C: Not sure either way

D: No, but not very sure

E: No, very sure



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor with structural hazard has clock rate that is 1.05 times faster than processor w/o.

Recall that the Processor Performance Equation (Iron Law) is: Ex. Time = IC x CPI x cycle\_time

In this problem, does IC (instruction count) change between the two processors?

A: Yes, very sure

B: Yes, but not very sure

C: Not sure either way

D: No, but not very sure

E: No, very sure ✓



Which processor is faster (& by how much?)

#### Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor <u>with</u> structural hazard has clock rate that is 1.05 times faster than processor <u>w/o</u>.



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor <u>with</u> structural hazard has clock rate that is 1.05 times faster than processor <u>w/o</u>.

Processor without structural hazards is faster than processor with structural hazards by a factor of (pick closest):

A: 0.85x (slower)

B: 1.00x (no faster)

C: 1.15x (faster)

D: 1.30x (faster)

E: 1.45x (faster)



Which processor is faster (& by how much?) Assume:

- 40% of instructions are data memory references.
- Ignoring structural hazard CPI = 1.0
- Processor with structural hazard has clock rate that is 1.05 times faster than processor w/o.

Processor without structural hazards is faster than processor with structural hazards by a factor of (pick closest):

A: 0.85x (slower)

B: 1.00x (no faster)

C: 1.15x (faster)

D: 1.30x (faster) ✓

E: 1.45x (faster)



Which processor is faster (& by how much?) Assume:

- 400/ of instructions are data m
  - 40% of instructions are data memory references.
  - Ignoring structural hazard CPI = 1.0
  - Processor <u>with</u> structural hazard has clock rate that is 1.05 times faster than processor <u>w/o</u>.



$$Speedup_{\text{w/o hazard}} = \frac{Ex. Time_{\text{w/hazard}}}{Ex. Time_{\text{w/o hazard}}}$$



$$Speedup_{w/o \text{ hazard}} = \frac{Ex. Time_{w/ \text{ hazard}}}{Ex. Time_{w/o \text{ hazard}}}$$

$$= \frac{IC_{w/ \text{ hazard}} \times CPI_{w/ \text{ hazard}} \times Clock \text{ cycle time}_{w/ \text{ hazard}}}{IC_{w/o \text{ hazard}} \times CPI_{w/o \text{ hazard}} \times Clock \text{ cycle time}_{w/o \text{ hazard}}}$$



$$Speedup_{w/o \text{ hazard}} = \frac{Ex. Time_{w/\text{ hazard}}}{Ex. Time_{w/o \text{ hazard}}}$$

$$= \frac{IC_{w/\text{ hazard}} \times CPI_{w/\text{ hazard}} \times Clock \text{ cycle time}_{w/\text{ hazard}}}{IC_{w/o \text{ hazard}} \times CPI_{w/o \text{ hazard}} \times Clock \text{ cycle time}_{w/o \text{ hazard}}}$$

$$= \frac{IC_{w/\text{ hazard}} \times (1 + 0.4 \times 1) \times \left(\frac{Clock \text{ cycle time}_{w/\text{ o hazard}}}{1.05}\right)}{IC_{w/\text{ hazard}} \times (1) \times Clock \text{ cycle time}_{w/\text{ o hazard}}}$$



$$Speedup_{w/o \text{ hazard}} = \frac{Ex. Time_{w/\text{hazard}}}{Ex. Time_{w/\text{o hazard}}}$$

$$= \frac{IC_{w/\text{ hazard}} \times CPI_{w/\text{ hazard}} \times Clock \text{ cycle time}_{w/\text{hazard}}}{IC_{w/\text{o hazard}} \times CPI_{w/\text{o hazard}} \times Clock \text{ cycle time}_{w/\text{o hazard}}}$$

$$= \frac{IC_{w/\text{hazard}} \times (1+0.4\times1) \times \left(\frac{Clock \text{ cycle time}_{w/\text{o hazard}}}{1.05}\right)}{IC_{w/\text{hazard}} \times (1) \times Clock \text{ cycle time}_{w/\text{o hazard}}}$$

$$= 1.33$$



$$Speedup_{w/o \text{ hazard}} = \frac{Ex. Time_{w/\text{ hazard}}}{Ex. Time_{w/o \text{ hazard}}}$$

$$= \frac{IC_{w/\text{ hazard}} \times CPI_{w/\text{ hazard}} \times Clock \text{ cycle time}_{w/\text{ hazard}}}{IC_{w/\text{ hazard}} \times CPI_{w/\text{ hazard}} \times Clock \text{ cycle time}_{w/\text{ hazard}}}$$


$$= \frac{IC_{w/\text{ hazard}} \times (1+0.4\times1) \times \left(\frac{Clock \text{ cycle time}_{w/\text{ o hazard}}}{1.05}\right)}{IC_{w/\text{ hazard}} \times (1) \times Clock \text{ cycle time}_{w/\text{ o hazard}}}$$

$$= 1.33$$

=> processor <u>without</u> hazard is 1.3x <u>faster</u> than processor w/ hazard even though clock frequency of processor with hazard is 5% faster.




### Problem: Data <u>Hazards</u>



Green/solid: Can potentially send information to other part of pipeline in same cycle or to a later cycle... requires hardware support and consideration of what can happen in a single clock cycle.




# Forwarding



Note: forwarding always occurs within a single clock cycle.



# Forwarding Example #2




#### **Questions:**

- 1. How do we know a forwarding path is helpful?
- 2. How do we control the forwarding path?



#### **Unavoidable Stalls**





#### **Control Hazards**

- Branch may or may not change program counter (PC).
- Therefore, which instruction should follow a branch depends upon the result of <u>executing</u> the branch instruction.
- Result of branch typically known by end of EX (or ID).



## Option 1: Stall

First, let's define some terminology:

```
BNEZ R1, Label ; branch instruction
```

DADD R1,R2,R3 ; branch successor for "not taken" branch


LD R1,0(R2)

. .

Label: DSUB R1,R2,R3 ; branch successor for "taken" branch



# Option 1: Stall



Decode branch and stall fetch on cycle 2

Fetch successor on cycle 4. (cannot do this on cycle 3)

"Resolve branch" during cycle 3. (hardware determines successor at end of cycle 3)



#### Option 2: Predict "Not Taken"

- Many "forward" branches are "weakly biased" meaning they are taken and not-taken roughly the same number of times.
- This means that about half the time, if we had just guessed that the branch was not taken, we would have been right.
- What happens if we are wrong? If we are wrong, we need a way to correct our mistake.



#### **Terminology:**

```
BNEZ R1, Label ; branch instruction
```

DADD R1,R2,R3 ; branch instruction + 1

LD R1,0(R2) ; branch instruction + 2

. . .

Label: DSUB R1,R2,R3 ; branch target



# Predict "Not Taken" (correct prediction)

		Clock Number								
	1	2	3	4	5	6	7	8		
Not taken branch	F	D	X	M	W					
branch instr. + 1	,	F	D	X	M	W				
branch instr. + 2			F	D	Х	M	W			
branch instr. + 3				F	8	X	M	W		

On cycle 2, hardware <u>predicts</u> next instruction is "branch instr. + 1"

"Resolve branch" during cycle 3.

Hardware determines successor
at end of cycle 3. In this case, the prediction
turns out to be correct since the branch was not
taken. We did not know this until end of cycle 3.



# Predict "Not Taken" (incorrect/wrong prediction)

		Clock Number								
	1	2	3	4	5	6	7	8		
TAKEN branch	F	D	×1	M	c,₩2	3				
branch instr. +1		F	/6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	200	FWY.	3			
branch instr. +2			F	8	X	W	W			
branch target				<b>√</b>	D	Х	M	W		

Resolve branch on cycle 3. Find out prediction was wrong.

Next cycle (clock cycle 4), fix incorrect prediction.

Two things happen:

- 1. Squash incorrectly fetched instructions (turn into "no ops" or "bubbles")
- 2.Start fetching correct instruction



Predict "I Does program (assembly code) need to be modified to deal with case where branch is predicted not taken, but in fact is taken?

A: Yes, very sure

B: Yes, but not sure

		C: Not sure								
	1	2		D: No, but not sure E: No, very sure						
TAKEN branch	F	D	×	ورسي	رس	$\alpha$				
branch instr. +1		F	6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3	3	3			
branch instr. +2			F	V	X	W	W			
branch target				1	D	X	M	W		

Resolve branch on cycle 3. Find out prediction was wrong.

Next cycle (clock cycle 4), fix incorrect prediction.

Two things happen:

- 1. Squash incorrectly fetched instructions (turn into "no ops" or "bubbles")
- 2. Start fetching correct instruction



Predict "I Does program (assembly code) need to be modified to deal with case where branch is predicted not taken, but in fact is taken?

A: Yes, very sure B: Yes, but not sure

			C: Not sure						
1	2	3	D: No, b E: No, v	ut not s erv sure	ure V				
F	D	× <del>/</del>	ورس	رسم	$\alpha$				
	F	/6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3	£45	3			
		F	8	X	W	*			
			<b>√</b>	D	Х	M	W		
	1 F	1 2 F D F	<u> </u>	D. No b	D: No but not s	D: No, but not sure E: No, very sure	D: No, but not sure  E: No, very sure  F  F  D  X  F  D  X  M  W  W		

Resolve branch on cycle 3. Find out prediction was wrong.

Next cycle (clock cycle 4), fix incorrect prediction.

Two things happen:

- 1. Squash incorrectly fetched instructions (turn into "no ops" or "bubbles")
- 2. Start fetching correct instruction



# Option #3: Delayed Branches


- Delayed branch = branch that does not change control flow until after next N instructions (typically N=1).
- Below, assume branch is resolved in decode stage rather than execute stage.

	Clock Number								
	1	2	3	4	5	6	7	8	
TAKEN branch	F	D	X	M	W				
Branch instr. + 1		F	D	X	M	W			
Branch target			F	D	X	M	W		
Branch target + 1				F	D	X	M	W	

(Delayed branches were motivated by 5-stage pipeline... "negative benefit" due to impl. complexity in modern microarchitectures)



# Strategies for filling delay slot





#### **Control Hazards**

- Arise from the pipelining of branches (and other instructions, like jumps, that change the PC).
- Three mechanisms to deal with them:
  - 1. Stop fetching until branch is resolved
    - flush instruction after branch and fetch correct one
    - Slide 60
  - 2. Predict the outcome of the branch
    - only flush if we were wrong
    - Simplest approach "predict not taken" (Slide 63-64). We will look at better ways later.
  - 3. Delayed branch
    - require the compiler (or assembly programmer) to "fill delay slot"
    - Slide 65-66



## Summary of This Slide Set

In this slide set we learned about how to translate an instruction set architecture into a simple processor implementation.

Then, we saw how the performance of this implementation could be made faster by pipelining instruction execution.

We talked about the challenges of pipelining instruction execution, namely the three pipelining idealisms and hazards.

We also discussed ways to mitigate the effect of hazards.

In the next slide set, we are going to look at how pipelining is implemented in more detail. This will provide intuition that enables you to quickly and accurately analyze the performance characteristics of software executed on pipelined processors.