

MEMORANDUM

Date: November 8, 2020
To: CSS 422, Autumn 2020
From: Sean Miles, Luo Leng, Gabriel Acuna, Jayden Fullerton
Subject: Team Progress Report 2

Work Completed

- Meet to discuss and set expectations and team values
- Developed plan and delegated tasks for future of the project
- Created table connecting machine code to opcode
- Created flowchart to determine what command is being issued

Problems

- Personal time conflicts
- Time conflict with each-other's courses

Work Scheduled

Task	Temporary Completion Date
Organize Team	Complete
Development Plan/Task Delegation	Complete
Design/Implement Tests	11/9/2020
Design Skeleton for Proper I/O Management	11/12/2020
Decode NOP	11/16/2020
Decode other op-codes	11/23/2020
Decode effective addressing modes	11/30/2020
Testing/Debugging + Final Polishing	12/7/2020
Personal Statements	12/9/2020

Evaluation

Have not started coding yet, only commits are putting the initial project team submission into GitHub (commits shown in Figure 1).

Every team member contributed in the creation of the diagrams.

Figure 1: Github Commit history of our project




Figure 2: Table showing opcodes and their connected machine code instructions from the manual

NOP	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1																																																																																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1																																																																																																																		
MOVE	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td colspan="3">SIZE</td><td colspan="4">DESTINATION</td><td colspan="4">SOURCE</td><td colspan="3" rowspan="2"></td></tr><tr><td colspan="4"></td><td colspan="4">REGISTER</td><td colspan="2">MODE</td><td colspan="2">MODE</td><td colspan="2">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	0	SIZE			DESTINATION				SOURCE											REGISTER				MODE		MODE		REGISTER																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
0	0	SIZE			DESTINATION				SOURCE																																																																																																																								
				REGISTER				MODE		MODE		REGISTER																																																																																																																					
MOVEM	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>dr</td><td>0</td><td>0</td><td>1</td><td>SIZE</td><td colspan="6">EFFECTIVE ADDRESS</td></tr><tr><td colspan="10"></td><td colspan="2">MODE</td><td colspan="4">REGISTER</td></tr><tr><td colspan="16">REGISTER LIST MASK</td></tr></table> <p>Register list mask (post-increment):</p> <table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>A7</td><td>A6</td><td>A5</td><td>A4</td><td>A3</td><td>A2</td><td>A1</td><td>A0</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td></tr></table> <p>Register list mask (pre-decrement):</p> <table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>D0</td><td>D1</td><td>D2</td><td>D3</td><td>D4</td><td>D5</td><td>D6</td><td>D7</td><td>A0</td><td>A1</td><td>A2</td><td>A3</td><td>A4</td><td>A5</td><td>A6</td><td>A7</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	1	dr	0	0	1	SIZE	EFFECTIVE ADDRESS																MODE		REGISTER				REGISTER LIST MASK																15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	A3	A4	A5	A6	A7
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
0	1	0	0	1	dr	0	0	1	SIZE	EFFECTIVE ADDRESS																																																																																																																							
										MODE		REGISTER																																																																																																																					
REGISTER LIST MASK																																																																																																																																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0																																																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	A3	A4	A5	A6	A7																																																																																																																		
ADD	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td colspan="4">REGISTER</td><td colspan="3">OPMODE</td><td colspan="5">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	1	0	1	REGISTER				OPMODE			EFFECTIVE ADDRESS																MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
1	1	0	1	REGISTER				OPMODE			EFFECTIVE ADDRESS																																																																																																																						
											MODE		REGISTER																																																																																																																				
SUB	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td colspan="4">REGISTER</td><td colspan="3">OPMODE</td><td colspan="5">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	0	0	1	REGISTER				OPMODE			EFFECTIVE ADDRESS																MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
1	0	0	1	REGISTER				OPMODE			EFFECTIVE ADDRESS																																																																																																																						
											MODE		REGISTER																																																																																																																				
MULS	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td colspan="4">REGISTER</td><td>1</td><td>1</td><td>1</td><td colspan="5">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	1	0	0	REGISTER				1	1	1	EFFECTIVE ADDRESS																MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
1	1	0	0	REGISTER				1	1	1	EFFECTIVE ADDRESS																																																																																																																						
											MODE		REGISTER																																																																																																																				
LEA**	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td colspan="4">REGISTER</td><td>1</td><td>1</td><td>1</td><td colspan="5">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	REGISTER				1	1	1	EFFECTIVE ADDRESS																MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
0	1	0	0	REGISTER				1	1	1	EFFECTIVE ADDRESS																																																																																																																						
											MODE		REGISTER																																																																																																																				
AND	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td colspan="4">REGISTER</td><td colspan="3">OPMODE</td><td colspan="5">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	1	0	0	REGISTER				OPMODE			EFFECTIVE ADDRESS																MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
1	1	0	0	REGISTER				OPMODE			EFFECTIVE ADDRESS																																																																																																																						
											MODE		REGISTER																																																																																																																				
NOT	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td colspan="2">SIZE</td><td colspan="6">EFFECTIVE ADDRESS</td></tr><tr><td colspan="4"></td><td colspan="4"></td><td colspan="3"></td><td colspan="2">MODE</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	0	1	1	0	SIZE		EFFECTIVE ADDRESS																	MODE		REGISTER																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
0	1	0	0	0	1	1	0	SIZE		EFFECTIVE ADDRESS																																																																																																																							
											MODE		REGISTER																																																																																																																				
LSL*	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td colspan="3">COUNT/ REGISTER</td><td>1</td><td colspan="2">SIZE</td><td>i/r</td><td>0</td><td>1</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	1	1	0	COUNT/ REGISTER			1	SIZE		i/r	0	1	REGISTER																																																																																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																		
1	1	1	0	COUNT/ REGISTER			1	SIZE		i/r	0	1	REGISTER																																																																																																																				

ASR*	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td colspan="3">COUNT? REGISTER</td><td>0</td><td colspan="2">SIZE</td><td>i/r</td><td>0</td><td>0</td><td colspan="3">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1	1	1	0	COUNT? REGISTER			0	SIZE		i/r	0	0	REGISTER																																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																		
1	1	1	0	COUNT? REGISTER			0	SIZE		i/r	0	0	REGISTER																																																				
Bcc	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td colspan="4">CONDITION</td><td colspan="8">8-BIT DISPLACEMENT</td></tr><tr><td colspan="16">16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00</td></tr><tr><td colspan="16">32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	1	0	CONDITION				8-BIT DISPLACEMENT								16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00																32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																		
0	1	1	0	CONDITION				8-BIT DISPLACEMENT																																																									
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00																																																																	
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF																																																																	
JSR	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td colspan="6">EFFECTIVE ADDRESS</td></tr><tr><td colspan="10">MODE</td><td colspan="6">REGISTER</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	1	1	1	0	1	0	EFFECTIVE ADDRESS						MODE										REGISTER																					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																		
0	1	0	0	1	1	1	0	1	0	EFFECTIVE ADDRESS																																																							
MODE										REGISTER																																																							
RTS	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																		
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1																																																		
BRA	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td colspan="8">8-BIT DISPLACEMENT</td></tr><tr><td colspan="16">16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00</td></tr><tr><td colspan="16">32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	1	0	0	0	0	0	8-BIT DISPLACEMENT								16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00																32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																		
0	1	1	0	0	0	0	0	8-BIT DISPLACEMENT																																																									
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00																																																																	
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF																																																																	

*8th bit modified because we will always be shifting in a specified direction

**EA means LEA? I couldn't find EA in the manual

