## ELL201 Project Report Calculator

# ${\bf Aniket~Gupta-2023MT10667} \\ {\bf Abdul~Haleem~Ahmed-2023MT60069}$

Ashvath Hari Bhaskar - 2023EE10168 Jayesh Narayanan - 2023EE11048

April 29, 2025

### Contents

1	Implementation Methodology	2
	1.1 Problem Statement	2
	1.1 Problem Statement	2
	1.3 State Transition diagram	3
	1.4 Circuit Diagram for State Transitions	4
2	2 Verilog Code	5
	2.1 Design Code	5
	2.2 Testbench Code	6
3	3 Testbench Waveform	7
4	Verification of Outputs on CPLD Board	9
	Verification of Outputs on CPLD Board 4.1 CPLD Input and Output Assignments	9
	4.2 Test Cases	
5	6 Conclusion	10

### 1 Implementation Methodology

#### 1.1 Problem Statement

To design and implement a Verilog simulation and run on CPLD Hardware a calculator which is capable of doing 3 types of operations namely, addition, subtraction, and multiplication on two 5-bit signed operands, to give a 5-bit output (in case of overflow the extra bits are clipped off).

#### 1.2 Implementation Methodology

The calculator was implemented as a finite state machine with the following design:

#### 1. State Control

- Single state switch advances through all states
- Four states: Operation  $\rightarrow$  Input  $1 \rightarrow$  Input  $2 \rightarrow$  Output  $\rightarrow$  Operation
- Dedicated reset switch for initialization

#### 2. Operation Selection

- 2-bit encoding: 01=Add, 10=Subtract, 11=Multiply
- Originally planned custom units but used Verilog built-in operators

#### 3. Data Handling

- 5-bit signed integers (-16 to +15) in two's complement
- Same range for both input and output

#### 4. Hardware Constraints

- CPLD had only 64 macrocells total
- Forced to use Verilog built-in arithmetic operators
- Modulo operation completely omitted

#### 5. Verification

- State LEDs used to verify transitions.
- Testbench simulation for all operations.
- Physical testing on CPLD board for all operations.

### 1.3 State Transition diagram




Figure 1: FSM diagrams corresponding to the design

Pre	ev AB	Input x	Next AB	
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Table 1: State transition table

$A \setminus Bx$	00	01	11	10
0	0	0	0	1
1	1	1	1	0

Figure 2: K-map for  $D_A$  with groupings

The simplified expression for  $\mathcal{D}_A$  is:

$$D_A = AB' + Ax + A'Bx'$$

A \Bx	00	01	11	10
0	0	1	1	0
1	0	1	1	0

Figure 3: K-map for  $D_B$  with groupings

The simplified expression for  $D_B$  is:

$$D_B = x$$

### 1.4 Circuit Diagram for State Transitions




Figure 4: Circuit Diagram

### 2 Verilog Code

### 2.1 Design Code

```
1 module d_flipflop(
 2 input D,clk,reset,
3 output reg Q);
5 always @(posedge clk)
6 begin
       if (~reset) begin
           Q<=0;
      end
      else begin
10
           Q \ll D;
11
       end
13 end
14 endmodule
16 module calculator(
17 input signed [4 : 0] x,
18 input clk, s, rs,
19 output reg [5 :0] y,
20 output A_out,B_out
21);
22
24 wire Da, Db;
25 reg signed [4:0] In1, In2;
26 reg [1:0] op;
28 assign Da = A_out&(~B_out) \mid A_out&s \mid (~A_out)&(B_out)&(~s);
29 assign Db = s;
31 d_flipflop d1(Da,clk,rs,A_out);
32 d_flipflop d2(Db,clk,rs,B_out);
33
34 always @(*)
35 begin
      case ({A_out,B_out})
36
           2'b00: begin
37
               In1 <= 5'b00000;</pre>
               In2 <= 5'b00000;</pre>
39
               op \leq \{x[1], x[0]\};
40
41
               y \le \{x[1], x[0]\};
           end
42
           2'b01: begin
43
               In1 \leq x;
               y \ll x;
^{45}
           end
46
           2'b10: begin
47
               In2 \leq= x;
```

```
49
               y \ll x;
           end
50
           2'b11: begin
51
               case (op)
52
                   2'b01: y <= In1 + In2;
                   2'b10: y <= In1 - In2;
54
                    2'b11: y <= In1*In2;
55
               endcase
               end
57
      endcase
58
59 end
60 endmodule
```

#### 2.2 Testbench Code

```
1 module t_dff();
    reg clk, s, rs;
    reg signed [4 :0] in
    reg signed [5:0] out;
    wire A_out, B_out;
    calculator add(in, clk,s,rs,out,A_out,B_out);
    initial
      begin
        $dumpfile("dump.vcd");
9
        $dumpvars(1);
10
        s=0;
11
        rs = 0;
12
        clk = 1;
13
        #25
14
        clk = 0;
15
        #25
16
        clk = 1;
17
        #12
        s = 0;
19
        rs = 1;
20
        #10
^{21}
        in = 5'b000001;
22
        #3
23
        clk = 0;
        #25
25
        clk = 1;
26
        #12
        s = 1;
28
        #13
29
        clk = 0;
        #25
31
        clk = 1;
32
        #25
33
        in = 5'b00101;
34
        clk = 0;
35
        #25
```

```
clk = 1;
         #12
38
         s = 0;
39
         #13
40
         clk = 0;
41
         #25
42
         clk = 1;
43
         #10
         in = 5'b00111;
^{45}
         #15
46
         clk = 0;
47
         #25
48
         clk = 1;
49
         #25
50
         clk = 0;
51
         s = 1;
52
         #25
53
         clk = 1;
         #25
55
         clk = 0;
56
         #25
         clk = 1;
58
59
      end
61 endmodule
```

### 3 Testbench Waveform




Figure 5: Testbench Waveform 0-150ms




Figure 6: Testbench Waveform 150-300ms




Figure 7: Testbench Waveform  $300\text{-}400 \mathrm{ms}$ 

### 4 Verification of Outputs on CPLD Board

### 4.1 CPLD Input and Output Assignments




Figure 8: Input and Output Assignments

#### 4.2 Test Cases




Figure 9: Addition: 3+13=16




Figure 10: Subtraction: 14-6=8




Figure 11: Multiplication: 5\*6=30




Figure 12: Subtraction: -8-(-9)=1




Figure 13: Multiplication: -11\*(-2)=22

### 5 Conclusion

We have successfully designed and implemented a fully functional calculator (adder, subtractor, and multiplier) using a CPLD board programmed in Verilog. By utilizing 63 out of the 64 available macrocells in the Quartus software, we maximized the CPLD's logic capacity, demonstrating near-optimal resource efficiency. The design was rigorously validated through manual verification and testbench waveform analysis, confirming correct functionality under all test cases. This project highlights the potential of CPLD-based embedded systems for arithmetic applications while operating within constrained hardware limits.