
Jayeshkumar Patel

Firmware Engineer @



Select-DR-Scan

DBGTMS=0

DBGTMS=1 Capture-DR

DBGTMS=0

DBGTMS=1

DBGTMS=0

DBGTMS=0

Capture-IR

Reset

Scan chains perspective

APACC

DPACC

IDCODE

ABORT


chains

DBGTMS=0

DBGTMS=0

DBGTMS=1

SoC




AP


Figure B3-1 JTAG-DP scan chain access to the different levels of the ADI

DP

resources in the system

being debugged





8-bit IR length

0600000001

→ DBGTDO

-Data[0]

Data[2:1]

A[3:2]

ē

This is only a partial view of the DP

registers. For more information, see chapter DP Reference

Debug Port (DP)

The operation of the IR register is shown in the following figure:

Shift DR

Update DR

DBGTDI-

Data[31:0]

Control/Status (CTRL/STAT)

AP Select (SELECT)

DATA LINK DEFINED


A[3:2] RnW

(RDBUFF)

Read Buffer

4-bit IR length

0b0001




Data[31:0]

MEM-AP Connecting the DP to Debug Component

Data[34:3]

DATAIN[31:0]



Register Bank is selected when Address is 0x0000000C: 1) The initial conditions are: Power Domain is enabled: Debug(Resouce or Component) + system

Example: Access Processor Register

2) The DP SELECT register addresses a MEM-AP with a connection to the

3) The AP TAR addresses the Address of the register of Resource.

4) Perform an AP write to DRW with the Data to Write/Read:

To Access the Processor Register 3 at addres 0x00C in Processor

CTRL/STAT.TRNMODE= 0b00 Normal operation. After a powerup reset, the value of this field is UNKNOWN.

CSW.DeviceEn,

If AP is ready, so the DP returns an OK/FAULT ACK response.
Check CSW.TrInProg for status.
Else Wait ACK Response:
retry the DPACC or APACC access.

CSW.DbgSwEnable

Memory Map Register Resource.

access consists of a write/read to the DRW.

Therefore, the AP initiates a write/read to the Memory Map Register through it's connection to the Resource

5) The TAR addresses the Address of the register of Resource, and the AP

6) Transfer of Write/Read completes.

NOTE:

ORUNDETECT:STICKYORUN]

transactions

 Memory Read/Write transfer Status can be checked at: CSW.TrInProg 0b0 The connection to the memory system is idle 0b1 A transfer is in progress on the connection to the memory system.

- Implement Retry & Error Handling [ACK=WAIT,FAULT, STICKYERR,

In case of stall access - on third write only we get ACK = WAIT
ABORT forces an AP transaction abort.

When an error is (Sticky)flagged, the current transaction is completed and subsequent APACC transactions are discarded until the sticky flag is cleared.
 Overrun detection: DPs support an overrun detection mode, which enables a debugger to send blocks of commands using a connection with high latency

and high throughput. In overrun detection mode, the debugger must check the Sticky Overrun flag for overrun errors after each sequence of APACC