

## ECEN 2350: Digital Logic Course Syllabus

Department of Electrical, Computer and Energy Engineering  
College of Engineering and Applied Science, University of Colorado Boulder

---

<b>Instructor</b>	Alex Fosdick	<b>Class Times</b>	MWF 11:00 - 11:50 am
<b>Office</b>	ECOT435	<b>Class Location</b>	Fleming 104
<b>E-Mail</b>	<a href="mailto:fosdick@colorado.edu">fosdick@colorado.edu</a>	<b>Final Exam</b>	5/2 1:30pm - 4:00pm
<b>OH</b>	10-11am MW, TBD		

---

### Course Overview

#### Prerequisites

- ECEN 1310 C-programming for ECE (or equivalent)

#### Class communications and Content

All communications with the professor should be made via email. The course website is <https://ecee.colorado.edu/~ecen2350>. However all content and grades will be posted on the D2L website <https://learn.colorado.edu>. Students will need to regular check their email for communications from the instructor.

#### Textbooks

- Fundamentals of Digital Logic with Verilog Design. Third Edition. Stephen Brown & Zvonko Vranesic, ISBN-13: 978-338054-4

#### Development Kits

The course will use the Altera ModelSim Software for Verilog simulations and the free version of the Altera Quartus II software for the design and implementation of digital logic.

The hardware that the course will use is the DE0, the FPGA development kit.developed by Terasic. This board can be purchased in the E-store. This is the same board that will be used in ECEN3350.

#### Course Objectives

For students to:

1. To understand how logic circuits are used to solve engineering problems.
2. To understand how logic circuits are analyzed, designed, verified, and tested.
3. To understand the relationship between abstract logic characterizations and the practical electrical implementations.

## Learning outcomes

After taking this course students will be able to recognize and use the following concepts, ideas, and/or tools:

1. **Logic level models**, including Boolean algebra, finite state machines, and hardware description languages.
2. **Logic gates, memory**, including CMOS gates, flip-flops, arrays, and programmable logic.
3. **Design tools**, both manual and computerized, for design and test of logic circuits.
4. **Design criteria**, including area, speed, power consumption, and testability.

## Topics

1. Boolean algebra
2. Logic Gates and networks
3. The Verilog HDL (Hardware Description Language)
4. Combinational logic circuit synthesis and optimization
5. Number representation and arithmetic circuits
6. CMOS technology and programmable logic
7. Flip-flops, registers and counters
8. Finite state machines
9. Synchronous sequential circuits
10. Digital system design
11. Asynchronous sequential circuits
12. Testing and testability of logic circuits

## Schedule

Week #	Dates	Schedule Notes
1	M: 1/11 S: 1/17	<p><b>Mon. 1/11:</b> Read Section 1.5, Digital Representation of Information and watch the screencast <a href="#">Digital Representation of Numbers and Letters</a>. If you don't have the book yet, here is a scan of <a href="#">Chapter 1</a></p> <p><b>Wed. 1/13:</b> Watch the screencasts <a href="#">Decimal To Binary And Hexadecimal</a> and <a href="#">Decimal Fraction to Binary Conversion</a>.</p> <p><b>Fri. 1/15:</b> Read Sections 2.1-2.4, Variables, Functions, Inversion, Truth Tables, Logic Gates and Networks and watch the screencasts <a href="#">Logic Functions: AND, OR, NOT</a> and <a href="#">Analysis and Synthesis of Logic Networks</a>. If you don't have the book yet, here is a scan of <a href="#">Chapter 2</a></p>
2	M: 1/18 S: 1/24	<p><b>1/18 - MLK Day (No classes)</b> <b>1/20 - Last day to add class MyCUInfo</b></p> <p><b>Mon. 1/18: *** Martin Luther King Jr. Day ***</b></p>

		<p><b>Wed. 1/20:</b> Section 2.5, Boolean Algebra, Venn Diagrams. Related screencasts: <a href="#">Boolean Algebra I</a> and <a href="#">Boolean Algebra II</a> and <a href="#">Boolean Identity Proofs</a> and <a href="#">Boolean Algebra Example</a>.</p> <p><b>Fri. 1/22:</b> Sections 2.6-2.7, Synthesis Using AND, OR, NOT Gates, NAND and NOR Logic Networks. Related screencasts: <a href="#">Synthesis Using AND, OR, NOT Gates</a> and <a href="#">NAND, NOR, Logic Networks</a> and <a href="#">NAND/NOR Only Example</a>.</p>
3	M: 1/25 S: 1/31	<p>1/27 - Last Day to Drop course (No Tuition/Fee charges)</p> <p><b>Mon. 1/25:</b> Section 2.8, Design Examples. Related screencast: <a href="#">Logic Building Block Examples</a>.</p> <p><b>Wed. 1/27:</b> Sections 2.9-2.10, Introduction to CAD Tools, Introduction to Verilog. Related screencasts: <a href="#">Introduction to Verilog Part 1</a> and <a href="#">Introduction to Verilog Part 2</a>. Download the <a href="#">Altera Software</a> (Modelsim and Quartus II) and install it on your computer. It will be needed for the next homeworks. Also get the Terasic DE0 board (available at the e-store of the ECEE Department).</p> <p><b>Fri. 1/29:</b> Section 2.11, Minimization and Karnaugh Maps. Related screencast: <a href="#">Minimization and Karnaugh Maps</a>.</p>
4	M: 2/1 S: 2/7	<p><b>Mon. 2/1:</b> Section 2.12-2.13, Strategy for Minimization, Minimization of Product-of-Sums Forms. Related screencasts: <a href="#">Strategy for Minimization</a> and <a href="#">Prime Implicants and More</a>.</p> <p><b>Wed. 2/3:</b> TBD Related screencasts <a href="#">Intro to Verilog and ModelSim, Part1</a>, <a href="#">Intro to Verilog and ModelSim, Part2</a>, and <a href="#">Intro to Verilog and ModelSim, Part3</a>. Watching these videos should also help you with <a href="#">Project 1</a>.</p> <p><b>Fri. 2/5 ***** Quiz 1 *****.</b> Closed book, closed notes, one sheet (8.5"x11", both sides, with your own notes) allowed. No calculators or cell phones. Covers Section 1.5, binary and hexadecimal representation of integers and fractions, and Chapter 2 in the book. For practice you can use some of the examples in Section 2.17 in the book, the problems from Chapter 2 which have a star next to them (solutions are at the end of the book), and the homework problems and their solutions.</p>
5	M: 2/8 S: 2/14	<p><b>Mon. 2/8:</b> Section 2.14, Incompletely Specified Functions. Related screencast: <a href="#">Incompletely Specified Functions</a>.</p> <p><b>Wed. 2/10:</b> Sections 2.15, 3.1, Multiple-Output Circuits, Positional Number Representation. Related screencast: <a href="#">Number Representation</a>.</p> <p><b>Fri. 2/12:</b> Section 3.2, Addition of Unsigned Numbers. Related screencast: <a href="#">Addition of Unsigned Numbers</a>.</p>
6	M: 2/15	<p><b>Mon. 2/15:</b> Section 3.3, Signed Numbers. Related screencast: <a href="#">Signed Numbers, Part 1</a>.</p>

	S: 2/21	<p><b>Wed. 2/17:</b> Section 3.3, Signed Numbers. Related screencast: <a href="#">Signed Numbers, Part 2</a>.</p> <p><b>Fri. 2/19:</b> Section 3.4, Fast Adders. Related screencasts: <a href="#">Fast Adders, Part 1</a> and <a href="#">Fast Adders, Part 2</a>.</p>
7	M: 2/22 S: 2/28	<p><b>Mon. 2/22:</b> Section 3.5, Design of Arithmetic Circuits Using CAD Tools. Related screencast: <a href="#">Arithmetic Circuits in Verilog, Part 1</a>.</p> <p><b>Wed. 2/24:</b> Section 3.5, Design of Arithmetic Circuits Using CAD Tools. Click <a href="#">here</a> for the Verilog Code Worksheet that we used in class. Related screencast: <a href="#">Arithmetic Circuits in Verilog, Part 2</a>.</p> <p><b>Fri. 2/26 ***** Quiz 2 *****.</b> Closed book, closed notes, one sheet (8.5"x11", both sides, with your own notes) allowed. No calculators or cell phones. Covers Section 1.5, binary and hexadecimal representation of integers and fractions, Chapter 2, and Sections 3.1-3.5 in the book. For practice you can use some of the examples in Sections 2.17 and 3.8 in the book, the problems from Chapters 2 and 3 which have a star next to them (solutions are at the end of the book), and the homework problems and their solutions.</p>
8	M: 2/29 S: 3/6	<p><b>3/2 - Summer Registration Starts for continuing students, Fall schedule available</b></p> <p><b>Mon. 2/29:</b> Section 3.7, Other Number Representations: Binary Coded Decimal (BCD). Related screencasts: <a href="#">BCD Adder in Verilog</a>.</p> <p><b>Wed. 3/2:</b> Section 3.7, Other Number Representations: IEEE Floating Point Numbers. Related screencasts: <a href="#">Other Number Representations</a>.</p> <p><b>Fri. 3/4:</b> Section 4.1, Multiplexers, Verilog <a href="#">Worksheet</a>.</p>
9	M: 3/7 S: 3/13	<p><b>Mon. 3/7:</b> Appendix B.1, B.8, Transistor Switches, Practical Aspects.</p> <p><b>Wed. 3/9:</b> Appendix B.3, B.8.8, CMOS Logic Gates, Transmission Gates. Related screencast: <a href="#">From Transistors to Gates</a>.</p> <p><b>Fri. 3/11:</b> Section 4.1, Multiplexers, Multiplexer Synthesis Using Shannon's Expansion. Related screencast: <a href="#">Multiplexers</a>.</p>
10	M: 3/14 S: 3/20	<p><b>Mon. 3/14:</b> Sections 4.2, 4.3, Decoders, Encoders. Related screencasts: <a href="#">Decoders</a>, and <a href="#">Encoders</a>.</p> <p><b>Wed. 3/16:</b> Section 4.6, Verilog for Combinational Circuits. Related screencast: <a href="#">Verilog for Combinational Circuits</a>.</p> <p><b>Fri. 3/18: ***** Quiz 3 *****.</b> Closed book, closed notes, one sheet (8.5"x11", both sides, with your own notes) allowed. No calculators, cell phones, or smart watches. Covers Section 1.5, binary and hexadecimal representation of integers and fractions, Chapters 2, 3 (except Section 3.6), 4, and Appendix B (only Sections B.1-B.3 and B.8) in the book. For practice you can use some of the examples in Sections 2.17, 3.8, 4.8, and B.12 in the book, the problems</p>

		from Chapters 2, 3, 4, and Appendix B which have a star next to them (solutions are at the end of the book), and the homework problems and their solutions.
11	M: 3/21 S: 3/27	3/21-3/25 - Spring Break ( <b>No Classes</b> )
12	M: 3/28 S: 4/3	<p><b>3/28 - Fall registration starts for continuing students</b></p> <p><b>Mon. 3/28:</b> Section 4.6, Verilog for Combinational Circuits. Related screencast: <a href="#">Verilog for Combinational Circuits</a>.</p> <p><b>Wed. 3/30:</b> Section 5.1, Basic Latch. Related screencast: <a href="#">Latches</a>.</p> <p><b>Fri. 4/1:</b> Sections 5.2-5.3, Gated SR Latch, Gated D Latch. Related screencast: <a href="#">Latches</a>.</p>
13	M: 4/4 S: 4/10	<p><b>Mon. 4/4:</b> Sections 5.4-5.5, Edge-Triggered D Flip-Flops, T Flip-Flop. Related screencast: <a href="#">Edge-Triggered Flip-Flops</a>.</p> <p><b>Wed. 4/6:</b> Sections 5.6-5.8, JK Flip-Flop, Summary of Terminology, Registers. Related screencast: <a href="#">Different Types of Flip-Flops</a>.</p> <p><b>Fri. 4/8:</b> Section 5.9, Asynchronous Counters. Related screencast: <a href="#">Registers and Counters</a>.</p>
14	M: 4/11 S: 4/17	<p><b>Mon. 4/11:</b> Section 5.9, Synchronous Counters. Related screencast: <a href="#">Synchronous Counters</a>.</p> <p><b>Wed. 4/13:</b> Sections 5.10-5.12, Reset Synchronization, Other Types of Counters, Using Storage Elements with CAD Tools. Related screencasts: <a href="#">Other Types of Counters</a>, and <a href="#">Verilog for Storage Elements, Part 1</a>, and <a href="#">Verilog for Storage Elements, Part 2</a>.</p> <p><b>Fri. 4/15: ***** Quiz 4 *****.</b>  Closed book, closed notes, one sheet (8.5"x11", both sides, with your own notes) allowed. No calculators, cell phones, or smart watches. Covers Section 1.5, binary and hexadecimal representation of integers and fractions, Chapters 2, 3 (except Section 3.6), 4, Appendix B (only Sections B.1-B.3 and B.8), and Chapter 5 (up to and including Section 5.11) in the book. For practice you can use some of the examples in Sections 2.17, 3.8, 4.8, B.12, and 5.17 in the book, the problems from Chapters 2, 3, 4, Appendix B, and Chapter 5 which have a star next to them (solutions are at the end of the book), and the homework problems and their solutions.</p>
15	M: 4/18 S: 4/24	<p><b>Mon. 4/18:</b> Section 5.13, Using Verilog Constructs for Registers and Counters. Related screencast: <a href="#">Verilog for Registers and Counters</a>.</p> <p><b>Wed. 4/20:</b> Section 6.1, Basic Design Steps (Synchronous Sequential Circuits). Related screencast: <a href="#">FSM: Basic Design Steps, Part 1</a>, and <a href="#">FSM: Basic Design Steps, Part 2</a>,</p> <p><b>Fri. 4/22:</b> Sections 6.2 and 6.3, State-Assignment Problem, Mealy State Model. Related screencasts: <a href="#">State Assignment Problem</a> and <a href="#">Mealy State Model</a>.</p>
16	M: 4/25 S: 5/1	<b>4/29 - Last day of Classes</b>

		<p><b>Mon. 4/25:</b> Sections 6.4 and 6.5, Design of Finite State Machines Using CAD Tools, Serial Adder Example. Related screencast: <a href="#">Finite State Machines in Verilog</a>.</p> <p><b>Wed. 4/27:</b> Sections 6.6 and 6.7, State Minimization, Design of a Counter Using the Sequential Circuit Approach. Related screencasts: <a href="#">State Minimization, Part 1</a> and <a href="#">State Minimization, Part 2</a> and <a href="#">Counter Design Using FSM Approach</a>.</p> <p><b>Fri. 4/29:</b> Sections 6.8, 6.9 and 6.10, FSM as an Arbiter Circuit, Analysis of Synchronous Sequential Circuits, Algorithmic State Machine (ASM) Charts. Related screencast: <a href="#">Algorithmic State Machine (ASM) Charts</a>.</p>
17	M: 5/2 S: 5/8	<p><b>5/1 - 5/5 - Final Exams Week</b></p> <p><b>5/2 1:30 am - 4:00 pm Final Exam</b></p>

## Evaluation and Grading Procedure

### Grading

Grading breakdown can be seen in the table below.

Homework: 10% (Weekly, due Mondays)

Clicker Questions: 10%

Projects: 20%

Quizzes (4x): 10% (each)

Final Exam: 20%

### Reading

Reading selections have been posted with each week's lecture. Students are expected to keep up on the reading material from the course textbook.

### Homework

Expect weekly homework assignments covering material from the text and lecture. Students may collaborate together on homework, but each student must turn an individual paper with problem solutions. All homework and reports must be legibly written or typed. All homework assignments must be turned in at the start of the class or, if submitted electronically, prior to the class period they are due.

### Projects

For each project you are asked to solve a specific problem, implement your solution in Verilog, observe the results on the DE0 board, and then draw conclusions and improve and embellish your solution as necessary. You have to document your strategy for solving the problem, the Verilog code, and the results that you observed in a short report. You submit your project by uploading your report and the zipped Verilog project files (including the .sof file and all .v files) to the dropbox on D2L for the corresponding project. The projects are individual efforts, but feel free to discuss ideas with other students in the class. **Submissions with identical Verilog code and/or identical reports will not be accepted.**

### Late Homework/Project Policy

**No Late Homework.** Assignments need to be turned in at the beginning of class when due, or submitted online by the due date. Save all your assignments and verify your score with scores that are posted on the D2L site. Any questions regarding score need to occur as soon as possible after assignment will be handed back. End of the semester regrades will not be accepted. Please alert me to any conflicts (travels, religious observances, family events) you have with exams or turning in homework ASAP. If I don't hear from you, I can't help you. This does not mean the day before the assignment.

### Examinations

There will be scheduled quizzes roughly every couple of weeks over material since the last quiz. There will be a final examination that is cumulative. These assessments are to be done using individual effort alone.

### Make-up Exam Policy

No make-up exams are given except for medical or other similar hardships where advanced arrangements are made with the instructor; or in case of non-selective medical emergencies with physician's note or documentation. Otherwise, failure to take the exam at the scheduled time will result in a zero grade in the exam. Students are responsible for checking final exam times within the first few weeks of the semester to reschedule them. More information can be read at <http://www.colorado.edu/policies/final-examination-policy>.

### Attendance and Participation

Attendance at every class is expected. It is the student's responsibility to obtain materials handed out in a lecture which the student missed. Students are expected to keep up with the course material. If you get confused or start to fall behind, attend office hours or schedule an appointment with the professor as soon as possible. If you must miss a lecture, please let the instructor know in advance, if possible. Students are expected to participate in class discussions of course topics. Students must obtain an iclicker to participate in class questions and polls, which is available from <http://www.colorado.edu/oit/services/teaching-learning-tools/cuclickers>. In addition, students are expected to assist other students in understanding course material and assignments. Students are expected to complete assignments on time. Project assignments will be accepted late, but the grade earned on the assignment will be reduced. Expectations for Out-of-Class Study: Beyond the time required to attend each class meeting, students enrolled in this course should expect to spend at least an additional 3 hours per week of their own time in course-related activities, including reading required materials, completing assignments, preparing for exams, etc.

### University Policies

In general all university policies can be looked up at the follow link: <http://www.colorado.edu/policies>

### Honor Code and Academic Integrity

All students enrolled in a University of Colorado Boulder course are responsible for knowing and adhering to the academic integrity policy of the institution (<http://www.colorado.edu/policies/academic-integrity-policy>). Violations of the policy may include: plagiarism, cheating, fabrication, lying, bribery,



threat, unauthorized access, clicker fraud, resubmission, and aiding academic dishonesty. Credit must be clearly given for code or designs legally borrowed from others. Submission of project work performed previously or concurrently for a different course constitutes cheating, if instructor consent is not obtained prior to submission. When in doubt, ask the instructor for clarification. All incidents of academic misconduct will be reported to the Honor Code Council ([honor@colorado.edu](mailto:honor@colorado.edu); 303-735-2273). Students who are found responsible of violating the academic integrity policy will be subject to nonacademic sanctions from the Honor Code Council as well as academic sanctions from the faculty member. Additional information regarding the academic integrity policy can be found at <http://honorcode.colorado.edu>.

### Accommodations and Disability Services

If you qualify for accommodations because of a disability, please submit to your professor a letter from Disability Services in a timely manner so that your needs may be addressed. Disability Services (303.492.8671, [dsinfo@colorado.edu](mailto:dsinfo@colorado.edu)) determines accommodations based on documented disabilities. If you have a temporary medical condition or injury, see Temporary medical conditions (<http://www.colorado.edu/disabilityservices/students/temporary-medical-conditions>) under Quick Links at Disability Services website (<http://disabilityservices.colorado.edu/>) and discuss your needs with your professor.

### Religious Observances

Every effort will be made to reasonably and fairly deal with students who have serious religious observances that conflict with mandatory lectures, scheduled exams, assignments, etc. Please notify your professor well in advance, so that there is time to make adequate arrangements. See campus policy regarding religious for details. Info can be found at the links below.

<http://www.colorado.edu/policies/observance-religious-holidays-and-absences-classes-andor-exams>

### Discrimination and Harassment

The University of Colorado Boulder (CU-Boulder) is committed to maintaining a positive learning, working, and living environment. CU-Boulder will not tolerate acts of sexual misconduct, discrimination, harassment or related retaliation against or by any employee or student. CU's Sexual Misconduct Policy prohibits sexual assault, sexual exploitation, sexual harassment, intimate partner abuse (dating or domestic violence), stalking or related retaliation. CU-Boulder's Discrimination and Harassment Policy prohibits discrimination, harassment or related retaliation based on race, color, national origin, sex, pregnancy, age, disability, creed, religion, sexual orientation, gender identity, gender expression, veteran status, political affiliation or political philosophy. Individuals who believe they have been subject to misconduct under either policy should contact the Office of Institutional Equity and Compliance (OIEC) at 303-492-2127. Information about the OIEC, the above referenced policies, and the campus resources available to assist individuals regarding sexual misconduct, discrimination, harassment or related retaliation can be found at the OIEC website (<http://www.colorado.edu/institutionalequity/>).

### Classroom Behavior

Students and faculty each have responsibility for maintaining an appropriate learning environment. Those who fail to adhere to such behavioral standards may be subject to discipline. Professional courtesy and sensitivity are especially important with respect to individuals and topics dealing with



differences of race, color, culture, religion, creed, politics, veteran's status, sexual orientation, gender, gender identity and gender expression, age, disability, and nationalities. Class rosters are provided to the instructor with the student's legal name. I will gladly honor your request to address you by an alternate name or gender pronoun. Please advise me of this preference early in the semester so that I may make appropriate changes to my records. For more information, Information regarding campus policies can be read at the urls below.

<http://www.colorado.edu/policies/student-classroom-and-course-related-behavior>

[http://www.colorado.edu/osc/sites/default/files/attached-files/osc\\_handbook\\_2015-16.pdf](http://www.colorado.edu/osc/sites/default/files/attached-files/osc_handbook_2015-16.pdf).

<http://www.colorado.edu/institutionalequity/>

<http://www.colorado.edu/policies/discrimination-and-harassment-policy-and-procedures>