

## 2Mb Ultra-Low Power Asynchronous CMOS SRAM

128K × 16 bit

### Overview

The N02L163WC2A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable ( $\overline{CE1}$  and  $\overline{CE2}$ ) controls and output enable ( $\overline{OE}$ ) to allow for easy memory expansion. Byte controls ( $\overline{UB}$  and  $\overline{LB}$ ) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N02L163WC2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 128Kb x 16 SRAMs


### Features

- **Single Wide Power Supply Range**  
2.3 to 3.6 Volts
- **Very low standby current**  
2.0μA at 3.0V (Typical)
- **Very low operating current**  
2.0mA at 3.0V and 1μs (Typical)
- **Very low Page Mode operating current**  
0.8mA at 3.0V and 1μs (Typical)
- **Simple memory control**  
Dual Chip Enables ( $\overline{CE1}$  and  $\overline{CE2}$ )  
Byte control for independent byte operation  
Output Enable ( $\overline{OE}$ ) for memory expansion
- **Low voltage data retention**  
Vcc = 1.8V
- **Very fast output enable access time**  
30ns  $\overline{OE}$  access time
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**
- **Compact space saving BGA package available**

### Product Family

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current ( $I_{SB}$ ), Typical	Operating Current ( $I_{CC}$ ), Typical
N02L163WC2AB	48 - BGA	-40°C to +85°C	2.3V - 3.6V	55ns @ 2.7V 70ns @ 2.3V	2 μA	2 mA @ 1MHz
N02L163WC2AT	44 - TSOP II					
N02L163WC2AB2	48 - BGA Green					
N02L163WC2AT2	44 - TSOP II Green					


Pin Configuration



Pin Descriptions

Pin Name	Pin Function
A <sub>0</sub> -A <sub>16</sub>	Address Inputs
$\overline{\text{WE}}$	Write Enable Input
CE1, CE2	Chip Enable Input
$\overline{\text{OE}}$	Output Enable Input
$\overline{\text{LB}}$	Lower Byte Enable Input
$\overline{\text{UB}}$	Upper Byte Enable Input
I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs
V <sub>CC</sub>	Power
V <sub>SS</sub>	Ground
NC	Not Connected

## Functional Block Diagram



## Functional Description

$\overline{\text{CE1}}$	$\overline{\text{CE2}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{UB}}$	$\overline{\text{LB}}$	I/O <sub>0</sub> - I/O <sub>15</sub> <sup>1</sup>	MODE	POWER
H	X	X	X	X	X	High Z	Standby <sup>2</sup>	Standby
X	L	X	X	X	X	High Z	Standby <sup>2</sup>	Standby
L	H	X	X	H	H	High Z	Standby	Standby
L	H	L	X <sup>3</sup>	L <sup>1</sup>	L <sup>1</sup>	Data In	Write <sup>3</sup>	Active
L	H	H	L	L <sup>1</sup>	L <sup>1</sup>	Data Out	Read	Active
L	H	H	H	L <sup>1</sup>	L <sup>1</sup>	High Z	Active	Active

1. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

2. When the device is in standby mode, control inputs ( $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{UB}}$ , and  $\overline{\text{LB}}$ ), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

Capacitance<sup>1</sup>

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

**Absolute Maximum Ratings<sup>1</sup>**

Item	Symbol	Rating	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN,OUT}$	$-0.3$ to $V_{CC}+0.3$	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	$-0.3$ to $4.5$	V
Power Dissipation	$P_D$	500	mW
Storage Temperature	$T_{STG}$	$-40$ to $125$	$^{\circ}C$
Operating Temperature	$T_A$	$-40$ to $+85$	$^{\circ}C$
Soldering Temperature and Time	$T_{SOLDER}$	$260^{\circ}C$ , 10sec	$^{\circ}C$

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Operating Characteristics (Over Specified Temperature Range)**


Item	Symbol	Test Conditions	Min.	Typ <sup>1</sup>	Max	Unit
Supply Voltage	$V_{CC}$		2.3	3.0	3.6	V
Data Retention Voltage	$V_{DR}$	Chip Disabled <sup>3</sup>	1.8		3.6	V
Input High Voltage	$V_{IH}$		1.8		$V_{CC}+0.3$	V
Input Low Voltage	$V_{IL}$		$-0.3$		0.6	V
Output High Voltage	$V_{OH}$	$I_{OH} = 0.2mA$	$V_{CC}-0.2$			V
Output Low Voltage	$V_{OL}$	$I_{OL} = -0.2mA$			0.2	V
Input Leakage Current	$I_{LI}$	$V_{IN} = 0$ to $V_{CC}$			0.5	$\mu A$
Output Leakage Current	$I_{LO}$	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	$\mu A$
Read/Write Operating Supply Current @ 1 $\mu s$ Cycle Time <sup>2</sup>	$I_{CC1}$	$V_{CC}=3.6V$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT} = 0$		2.0	4.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time <sup>2</sup>	$I_{CC2}$	$V_{CC}=3.6V$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT} = 0$		12.0	16.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time <sup>2</sup> (Refer to Power Savings with Page Mode Operation diagram)	$I_{CC3}$	$V_{CC}=3.6V$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT} = 0$		4.0		mA
Read/Write Quiescent Operating Supply Current <sup>3</sup>	$I_{CC4}$	$V_{CC}=3.6V$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT} = 0$ , $f = 0$			3.0	mA
Maximum Standby Current <sup>3</sup>	$I_{SB1}$	$V_{IN} = V_{CC}$ or $0V$ Chip Disabled $t_A = 85^{\circ}C$ , $V_{CC} = 3.6V$		2.0	20.0	$\mu A$
Maximum Data Retention Current <sup>3</sup>	$I_{DR}$	$V_{CC} = 1.8V$ , $V_{IN} = V_{CC}$ or $0$ Chip Disabled, $t_A = 85^{\circ}C$			10.0	$\mu A$

1. Typical values are measured at  $V_{CC}=V_{CC}$  Typ.,  $T_A=25^{\circ}C$  and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ( $\overline{CE1}$  high or  $CE2$  low). In order to achieve low standby current all inputs must be within 0.2 volts of either  $V_{CC}$  or  $V_{SS}$ .

Power Savings with Page Mode Operation ( $\overline{WE} = V_{IH}$ )



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

**Timing Test Conditions**

Item	
Input Pulse Level	$0.1V_{CC}$ to $0.9V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	$0.5V_{CC}$
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C

**Timing**

Item	Symbol	2.3 - 3.6 V		2.7 - 3.6 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	70		55		ns
Address Access Time	$t_{AA}$		70		55	ns
Chip Enable to Valid Output	$t_{CO}$		70		55	ns
Output Enable to Valid Output	$t_{OE}$		35		30	ns
Byte Select to Valid Output	$t_{LB}, t_{UB}$		70		55	ns
Chip Enable to Low-Z output	$t_{LZ}$	10		10		ns
Output Enable to Low-Z Output	$t_{OLZ}$	5		5		ns
Byte Select to Low-Z Output	$t_{LBZ}, t_{UBZ}$	10		10		ns
Chip Disable to High-Z Output	$t_{HZ}$	0	20	0	20	ns
Output Disable to High-Z Output	$t_{OHZ}$	0	20	0	20	ns
Byte Select Disable to High-Z Output	$t_{LBHZ}, t_{UBHZ}$	0	20	0	20	ns
Output Hold from Address Change	$t_{OH}$	10		10		ns
Write Cycle Time	$t_{WC}$	70		55		ns
Chip Enable to End of Write	$t_{CW}$	50		40		ns
Address Valid to End of Write	$t_{AW}$	50		40		ns
Byte Select to End of Write	$t_{LBW}, t_{UBW}$	50		40		ns
Write Pulse Width	$t_{WP}$	40		40		ns
Address Setup Time	$t_{AS}$	0		0		ns
Write Recovery Time	$t_{WR}$	0		0		ns
Write to High-Z Output	$t_{WHZ}$		20		20	ns
Data to Write Time Overlap	$t_{DW}$	40		35		ns
Data Hold from Write Time	$t_{DH}$	0		0		ns
End Write to Low-Z Output	$t_{OW}$	10		10		ns


The diagram illustrates the timing relationships for the Address and Data Out signals. The Address signal is shown as a horizontal line with a vertical transition. The Data Out signal is shown as a horizontal line with a vertical transition. The timing parameters are defined as follows:

- $t_{OH}$ : Output Hold time, the time from the Address signal transition to the Data Out signal transition.
- $t_{AA}$ : Address-to-Data delay, the time from the Address signal transition to the Data Out signal transition.
- $t_{RC}$ : Read Cycle time, the time from the Address signal transition to the Data Out signal transition.


The diagram illustrates the timing relationships for a memory device. The signals and their timing parameters are as follows:

- Address:** The address bus signal. Key timing parameters include  $t_{RC}$  (Read Cycle time),  $t_{AA}$  (Address-to-Data delay), and  $t_{HZ}$  (Address high-impedance time).
- $\overline{CE1}$  and  **$CE2$ :** Chip Enable signals.  $t_{CO}$  is the time from the falling edge of  $\overline{CE1}$  to the start of data output.**
- $\overline{OE}$ :** Output Enable signal.  $t_{LZ}$  is the time from the falling edge of  $\overline{OE}$  to the start of data output.  $t_{OE}$  is the time from the falling edge of  $\overline{OE}$  to the end of data output.  $t_{OHZ}$  is the time from the rising edge of  $\overline{OE}$  to the start of data output.
- $\overline{LB}$ ,  $\overline{UB}$ :** Output Buffer Enable signals.  $t_{OLZ}$  is the time from the falling edge of  $\overline{LB}$  to the start of data output.  $t_{LB}, t_{UB}$  is the time from the falling edge of  $\overline{LB}$  to the end of data output.
- Data Out:** The data bus signal. It shows a "High-Z" state before data output begins and a "Data Valid" state during the output period.  $t_{LBLEZ}, t_{UBLZ}$  is the time from the falling edge of  $\overline{LB}$  to the start of data output.  $t_{LBHZ}, t_{UBHZ}$  is the time from the rising edge of  $\overline{LB}$  to the start of data output.

Timing Waveform of Write Cycle ( $\overline{WE}$  control)




Timing Waveform of Write Cycle ( $\overline{CE1}$  Control)






## 44-Lead TSOP II Package (T44)



Note:


1. All dimensions in inches (Millimeters)
2. Package dimensions exclude molding flash

Ball Grid Array Package



Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

**Ordering Information****N02L163WC2AX-XX X****Revision History**

Revision	Date	Change Description
A	Jan. 2001	Initial Preliminary Release
B	May 2001	Changed access time to 55 ns
C	Sept. 2001	Minor parametric modifications. Full production release.
D	Dec. 2001	Part number change from EM128J16, modified Overview and Features, added Page Mode Operation diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram
E	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
F	Oct. 2004	Added Pb-Free and Green Package Option
G	Nov. 2005	Removed Pb-Free Pkg., added Green Pkg, RoHS compliant

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.