1. Battery in and E-stop bank B (LM5069-1, two FETs). Bank A, in series ahead of it, is block 7

Pack: 8 AWG pigtail pair to an XT90 (mates the pack XT90S), 1 BAT, 2 GND

2. Control rail and E-stop latch (no logic IC)

12.1 V, 11 mA. On the battery side, so regen through the body diodes keeps it up with the BMS open. Runs the latch and the clamp. 0.5 W at 54.6 V.
Fed through F1 with its own 1 µF, clamped by a 15 V TVS, reverse diode OUT to IN: block 10.

E-stop: 1 NC out, 2 GND, 3 NC return, 4 GND, 5–6 reset NO, 7 GND, 8 button NO

Seal-in latch, regular shocked at VIT. BD. stays off at power-up even with reset held. reset closes it, a 50 us contact bounce rides through.
Set-dominant: VCTL low on any fault (UVLO, thermal, or E-stop) latches off until reset. VCTL rises ~1 ms after release.
RUN 7 s, UVLO and EN_A each take RUN through their own diode (block 10), so a fault on either pin cannot drive RUN. UVLO_EN it needs about 4.8 V on RUN_B rising. Loses VCTL, RUN drops. UVLO drops: bank opens.
Loop 8 mA, waiting for a control-rated NC contact. No 12 V on the connector without a series E. GND between loop out and return, and between return and reset: a short there opens the loop or does nothing.
Reset: momentary NO to GND, debounced RC. Held down, it ignores faults.
Button M82-4B2545, 22 mm mushroom, twist release, 1NC + 1NO, 600 V AC 10 A, control-rated only: NC in this loop, NO to the FI (block 9). RUN also enables bank A (block 7) and SPARE_ON (block 8).

3. Braking clamp: 56.6–56.8 V on, 55.8–55.9 V off (typ), 57.5 V worst case, into 2 x HS50 20R in parallel

Two Ansi HS50 20R J: in parallel, 10 Ohm total, one on each gunwale (+X: -75/76: -X: -225/226, block 10c) glues all four on the board's top edge, +X half, because the -X leads cross under the board, about 150 mm longer), on the 5 mm countersunk Al plates with thermal compound. Each 10 Ohm resistor is two 20 Ohm 5 W 1% 0207 thick-film parts in parallel, 10 total, 2.8k x and 161 W per resistor, MBR53100 carries the lead and winding inductance at turn-off, so lead length sets EMI, not FET stress. Each is rated 50 W only on Ansi's 535 cm2 plate, so it works on burst energy: 32 g each, about 29 J/K, so a 3 kJ burst is about +50 C per body. Software caps braking at 50 W average over 60 s and 3 kJ per burst, total. Thermostatic one 61/120 under each body, both in series in the E-stop loop (rev B5), so an open resistor can't leave it unprotected.
Each limb's + pad returns leave on one gunwheel pair, tucked from the board-edge run. Each limb's − pad returns on the opposite pair, tucked from the board-edge run.
Aux and legs DNP: F5 the same as the prop driver (legs on rev C).
U12 reads the 4 worn port input, so it knows VBUS with every port off the other meters read their port outputs.

VBUS_CLAMP: 56.6 V on, 55.8 V off (typ), 57.5 V worst case, into 2 x HS50 20R in parallel

4. Bus capacitors

235 uF, 80 µF × 4 Panasonic ECH-ZC1K470P hybrid, 36 mOhm, 10 x 10.2 mm, active low (rev B5: the AP2 6R of is obsolete), the fifth is in block 10d. The drives have their own bulk. VBUS peaks at 58 V: 27 % margin. Regen overshoot about 0.8 V before the clamp acts.

5. 12 V converter: own LM5146 buck board (marengo_buck12) on the −X rail, pigtail J24 (block 10); DVE0125V2NBC is the drop-in fallback

12 V converter pigtail: 1–2 +VIN, 3–4 −VIN, 5 ON/OFF (low = on), 6 TRK, 7–9 −VOUT, 10–12 +VOUT

Ahead of the E-stop: makes off, computer stays up. Soft start in block 5a: the converter's negative-supply ON/OFF is held off until U7's PGD is good (block 10).
Pigtail about 250 mm, twisted pairs. F2 MKC / wire each way on the input, 3 each way on +12 V (0.5 A into an 12 A including contacts). At the converter end: U7 of 150 V aluminium (its ESR damps the lead. 75–150 mV) plus 1 uF across +VIN/−VIN at the pins. 300 W, 25 A, 94.6 %: about 9 W at the 140 W ceiling, into the plate.

5a. Brick soft start (ahead of the E-stop switch)

6. Limb ports: 1.5 mOhm shunt, own breaker (block 6a), meter, soldered pigtail pair. Pigtail fuses inline.

2mR 2512 CSS2H–2512K–2.00F 5W

1 arm: 16 AWG pigtail pair, 1 +, 2 return

8 arm: 16 AWG pigtail pair, 1 +, 2 return

watch: 16 AWG pigtail pair, 1 +, 2 return

xxx: 16 AWG pigtail pair, 1 +, 2 return

L wgs: 14 AWG pigtail pair, 1 +, 2 return

R wgs: 14 AWG pigtail pair, 1 +, 2 return

Own driver: a FET usually dies shorted gate to drain, which would pull a shared gate net to the pack and hold the other bank on. Each bank takes it through its own diode.
Each bank feeds its own limbs, around the pack, so regen stays open. Bank B keeps 10, the shunt and the soft start.
Close order: UR FLT holds U1 UVLO low (about 1.8 V, through BAT46W + 10k) until BST is up (about 57 ms typ, 35–115 ms with 2.2 uF), so A closes first by logic, not by timing. The diode only lets FLT pull down a failed-high FLT (can't enable B. A it closes only MID only, FLT also blocks B. If UR has no charge pump or has tripped, FLT sits at 3.3 V, so B closes with A, 0–50 ms after it. Either way, A is up before B. Open order: the UVLO pin to a bus short U1's breaker can open B first, so the spike can land on MID with A on the absorber (block 10) sounds BAT and on MID and OUT has its own clamp.
Short-circuit comparator on VS1: 4k2k gives 98 mV, 158–242 A above U1's limit, C1+/C1− through UR with a DNP cap: TI's RC placeholder against nuisance trips. TMR 100k sets 212 ms (DNP): fastest response, 4.2 us, still latch-off, cleared by an E-stop cycle. It covers reset with 8 shunted A opens, and FLT holds B off.
Driver off holds gate to source with no path to GND, so MID can be biased. k7k + k7k, DAT a pack nominal: 0.6 mA, 18 mW each. Hot FET leakage (200 uA per bank at 125 C) moves MID by up to about 5 V, 037 reads MID through 33k with 4 kR 4 server at the pin (99 V max): calibrate the 3.5 gate.
Soft-start before reset: pack 30–54 V. R: BMS telemetry for pack voltage. MID 0.010–0.040 v pack and VBUS under 3 V is healthy 2015 reads 0_11: use the highest limb metal). MID within 2 V of pack A shorted, MID under 5 V: B shorted, VBUS high: both shorted, or the bus has not held down yet. about 11 s on board caps, longer with loads.
U17 reads MID on its VBUS pin, and clamp duty on IN+ (block 10d), VBUS alone cannot see one shorted bank, which is why MID is read.

6a. Limb port breakers: TPS4811-Q1 + one FET per port, latch-off, enabled by RUN

TPS4811111QDGKRQ1

7. E-stop bank A: second series bank, own driver, ahead of bank B

8. Spare 12 V outputs

SPARE_ON: always on
SPARE_SW: off with the motors (2 x 2, keyed apart from the 2-pin outputs)

SPARE_SW: RUN enables it, so it drops with the motor bank. The divider keeps 7.7 V of RUN under the 6 V EN limit. Limit 3.87–4.42 A (4870), dV/dt 3.3 V/ms, ADCRANGE 1.
SPARE_ON: block 8a. Both spares sit behind RSR, so the 12 V meter counts them.

8a. SPARE_ON eFuse

9. E-stop pressed: button NO contact to the PI

Low means pressed. PI GPIO input, no PI pull-up needed, 3.3 V through 3.3k gives the contact 1 mA of wetting.
Pressed: short to GND, 0 V at the PI. Released: the 100k blocks the pull-up (block 10), and 100k leaves 0.9 mA in the clamp pair. Open contact reads about 3.0 V.
Information only: the RC loop does the stopping.

10a. Absorber,close option (M3): OR fitted, the rest DNP

Unswitched, about 2 A limit. Same part as U9: a short stops in 5 us and leaves compute up.

10. Rev B2 protection parts (refs appended so earlier refs keep their numbers)

10c. Rev B4 review parts

Rev B4 review: two more absorber cans (three in all). Q1 feed 22R and series ESD, FLT diode B4746W (pull-down only), 68 V zener on U17 VBUS, 220R in Q12's drain. U8 sense RC placeholder. D4 fitted, 1 of 2NP. Schottky on SPARE_ON (and D5 on SPARE_SW). VBUS bleeder footprint, DNP: fill it only if the drives don't bleed the bus. Every on the sensor. PI buck and fan outputs (the DVE limits at about 30 A). SMBJ15A on +12V: servo back-feed clamp, 18.7 V min breakdown, so it never conducts at 13 V.

10d. Rev B5 parts

2a. PI heartbeat watchdog: no heartbeat, no latch

The PI toggles WD_FED from its control loop (software, not a PWM peripheral) every 50–100 ms: the watchdog wants a falling edge at WDI at least every 270 ms (CWD 3.3 nF, CDG: 75 k x C + 55 ms + 310 ms typ, 270–395 ms with the +/−5 % timer and 0 % cap band). Miss it and WDO goes low for 200 ms: the NPN in Q5's emitter turns off, the seal-in breaks and RUN falls like a loop break. Q5 is a 2N3904 in the spare slot, with its base to WDO_N.
Fail-safe: the NPN only conducts while the watchdog's own rail (3.3 V down from VCC), not the PI's hands its base through 22k and WDO is released. PI dead, unpowered, rebooting, hung on its pin floating (100k pull-down) no edges, no latch. Watchdog rail isn't its base drive, no latch, it sits in series, so it can only drop the latch, never hold it (a shorted NPN just removes the watchdog).
While the PI stays dead the watchdog repeats 310 ms released / 200 ms low: a reset press in a released window closes the latch until the next low, under 0.36 s, with no drive commands (the PI is dead). The first 0.3 s after VCC, comes up the watchdog is released before its first timeout.
Software requirement: drive CanTimeout off and reset back before every enable.

10g. Absorber,close option (M3): OR fitted, the rest DNP

10h. Absorber,close option (M3): OR fitted, the rest DNP

Why a hard limb short used to latch the whole bus (CC trips in under 0.5 ms, long before a 20 A fuse melts). Each port now opens itself first.
Short circuit: RSCP 4.6k on 2 mOhm = 35–45 A (3.6 uA x R + 4mV); the shunt is a 2-terminal 0 W metal strip on the split-pad Kelvin land (each end bridges its current and sense pads), 1.8 W at the 30 A trip level. FB low within 1.6 us, then 22R to the gate 90ns about 0.16 us, so the drain-side dV/dt stays a few A/ns against the 2.2 nF and the bus caps, tools/pack_sim.py (M) puts about 1.6 A/ns through the FET for under 2 us (Ch:15 A). PMOS: 100V 4 ppow. 97m no avalanche), which is why the part uses the back FET. A short in the harness (200 nF or more) is 400–640 A/us, and so backup for a shorted FET.
Latch clears only when EN drops: an E-stop cycle, then reset. FLT_x if every port pulls PORT_FLT_N (PI headers) the PI names the port whose output is low.
Trip: CC1 (+) and CC1− (−) across the shunt, 1 mV/A, 1 kR + 100 pF RC (1.6 us).