1. Battery in and E-stop bank B (LM5069-1, two FETs). Bank A, in series ahead of it, is block 7


J1
BAT
XA terminal, BMS P+
WA terminal, BMS P-
SW_P
SW_N
SHUNT
VIN
GND
VOUT
SENSE
GATE
PWR
TIMER
LM5069MMX-1
PWR
TIMER
VCC
BAT
SHUNT
GATE
SENSE
SW_P
SW_N
VOUT
SHUNT
GATE
SENSE
BAT
VCC
GND
VOUT
PWR
TIMER
SW_P
SW_N
GND
VCC
BAT
SHUNT
GATE
SENSE
VOUT
PWR
TIMER