1. Battery in and E-stop switch (LM5069-1, two FETs)

J1

M6 terminal, BMS P+

M4 terminal, BMS P−

Q1 CSD19536KTT

C1 1uF 100V

C2 100nF 100V

RS1 0.5mR CSS4J-4026R-L500F 5W

Q1 IPB017N10N5LFATMA1

Q2 IPB017N10N5LFATMA1

R1 10R

R2 10R

U1 LM5069MMX-1

R3 34k 1%

C3 22nF C0G

D2 PTVS19W

C4 100nF 100V C0G

R4 1k

R5 33k

R6 33k

Q3 MMBTA92

The bank is the soft start for everything: BMS sees no inrush. Reset closes it. loop open drops it. No software in the path.
R1 0.5 mOhm; limit 97–123 A (VCL 48.5–61.5 mV), breaker 160–260 A (VCB 80–130 mV). Above peak draw and JK DOC 80 A. 1.0 W at 60 A.
Start: Cdv 100 nF, gate 10–22 uA, 100–220 V/s, 0.25–0.55 s to full. Bus ceiling 9.4 mF at 2.06 A hot DC SOA line (112 W, 45 K TJ rise). Drive caps unmeasured.
Power limit 544 W, 87W5 = 125k x Rs + P. 5 mV floor per SNVS452C sec 9.2.1.2.5. Timer 22 nF: 1.0 ms typ, 1.8 ms max.
Fault check: 675 W (+24 %) is 52.4 A at 54.6 V against about 15 A at 1.8 ms; 70 C one FET, scaled from the 10 ms curve as sqrt(t). Read the real curve at layout.
Q1 and Q2 are 2.5 mOhm each, 5 mOhm total. Q1 is the load FET, Q2 the reverse-battery FET.
Body diodes pass regen back to the pack with the bank open. OVLO tied low: opening on overvoltage would strand regen on the bus.
LM5069-1 latches on a fault. Clear: E-stop cycle, then reset. PGD (open drain) holds the brick off until the bus is up, per TI's keep-the-load-off note.
SMDJ58A: catches the battery lead's inductive kick when the bank opens. Clears 54.6 V, FETs and U1 are 100 V.

2. Control rail and E-stop latch (no logic IC)

U2 TPS7A4001DGNR

C6 4.7uF 25V

R7 464k

R8 49.9k

TP1 TP VCTL

J20 E-stop loop: 1 out, 2 GND, 3 return, 4–5 reset NO

R9 680R 0.25W

D3 SMAJ15A

R10 4.7k

R11 1M

C6 2.2nF C0G

R12 1k

Q4 MMBT3906

Q5 MMBT3904

R13 100k

R14 10k

R15 1.2k

R16 10k

R17 10k

C7 10nF

TP2 TP RUN

12.1 V, 11 mA. On the battery side, so regen through the body diodes keeps it up with the BMS open. Runs the latch and the clamp. 0.5 W at 54.6 V.

Seal-in latch, nopsipce checked at hFE 80: stays off at power-up even with reset held. reset closes it. a 50 us contact bounce rides through.
loop open drops it in about 100 us, re-closing the loop does nothing, a reset held through a loop cycle does nothing, a new press works 5 ms after release.
RUN 7 V (UVLO 5.5 V): needs 5.7–6.1 V rising, so it holds. Loses VCTL RUN drops, UVLO drops, bank opens.
Loop 6 mA, wetting for a control-rated NC contact. No 12 V on the connector without a series R. pin 1 next to GND: a short there opens the loop.
Brake resistor NC thermostat: wire it in series in the loop harness, no board parts. E-stop model still to confirm.

3. Braking clamp: 56.8 V on, 55.8 V off, 57.5 V worst case, into the HS25

U3 TLV1805DBVR

U4 LM4040AIM3-2.5

R18 9.09k

C8 100nF

R19 499k 0.1%

R20 604k 0.1%

R21 51.1k 0.1%

R22 19.1M

C9 100pF C0G

R23 10R

R24 100k

D4 MBRA3100T3G

Q6 BSC040N10NS5ATMA1

J3

M6 terminal, HS25 +

M4 terminal, HS25 −

Arcol HS25 10 Ohm on the frame plate; 322 W. 5.7 A. Threshold values are rev A's, unchanged.
Self-powered: VCTL lives as long as the bus or the pack does. If the FET sticks on, the plate thermostat opens the loop and the bank drops the bus.
TLV1805 drives the FET directly: 100 mA peak, 0.3 us into 4 nF. Rev A's driver, meter, shunt, status FET and NTC are gone, and a smaller FET replaces the IPT015.
Leg stage later: fit 2 Ohm and recheck this FET. 29 A gives about 5 W.

4. Bus capacitors

400 uF, 80 V. The drives have their own. Can is 50 x 16.5: land owed, and it only clears under the higher ceiling, away from the fans.

C10 100uF 80V HHXF800GRA101MJH0G

C11 100uF 80V HHXF800GRA101MJH0G

C12 100uF 80V HHXF800GRA101MJH0G

C13 100uF 80V HHXF800GRA101MJH0G

TP3 TP VBUS

5. 12 V brick

U5 IQ8150W8-12

C14 2.2uF 100V

C15 2.2uF 100V

C16 22uF 25V

C17 22uF 25V

2mR CSS4J-4026K-2L00F 6W

U6 INA228AIDGSR

C18 100nF

TP4 TP +12V

J5 12 V to Jetson

J6 12 V to Pi 5 V buck

J7 12 V to fans

J21 Pi: 3V3, SDA, SCL, GND

On the bus, so the brick drops with the E-stop and the Pi goes with it. PGD on R.C keeps it off during the ramp: it starts at 0 V and would load the FETs mid-ramp.
-Vout is tied to GND here; the robot has one ground. P−, RS+ and RS− tied at the pins. Trim open. Input caps at the pins; the EMC filter is left out.
150 W at 12.5 V, 89 %; 18 W at full load. about 6 W at 50 W. Natural-air derating starts near 30 C. 12.7 mm tall: keep clear of the fan gap.
INA228 addresses: L arm 0x40, R arm 0x41, waist 0x42, aux 0x43, L leg 0x44, R leg 0x45, 12 V 0x46. Powered by the Pi's 3.3 V: Pi pull-ups on I2C.

6. Limb outputs: terminal pair, 1 mOhm shunt, INA228. Fuses inline in the pigtails.

RS2 1mR CSS4J-4026K-1L00F 6W

RS3 1mR CSS4J-4026K-1L00F 6W

RS4 1mR CSS4J-4026K-1L00F 6W

RS5 1mR CSS4J-4026K-1L00F 6W

RS6 1mR CSS4J-4026K-1L00F 6W

RS7 1mR CSS4J-4026K-1L00F 6W

U12 INA228AIDGSR

U13 INA228AIDGSR

U14 INA228AIDGSR

U15 INA228AIDGSR

U16 INA228AIDGSR

U17 INA228AIDGSR

C19 100nF

C20 100nF

C21 100nF

C22 100nF

C23 100nF

C24 100nF

J8 L arm +

J9 L arm −

J10 R arm +

J11 R arm −

J12 waist +

J13 waist −

J14 aux +

J15 aux −

J16 L leg +

J17 L leg −

J18 R leg +

J19 R leg −

1 mOhm: 60 A peak is 60 mV, ADCRANGE 0, 0.36 W at 19 A.
Legs DNP: fit the same parts when they arrive.

Rev B: a part goes in only if leaving it out would hurt. Parts list: hardware/electrical/pdb/REV_B_PARTS.md

marengo

Sheet: /	
File: marengo_pdu_revb.kicad_sch	
Title: marengo power board rev B	
Size: A1	Date: 2026-11-06
KiCad E.D.A. 10.0.8	**Rev: B-wip**
	Id: 1/1