1. Battery in and E-stop bank B (LM5069-1, two FETs). Bank A, in series ahead of it, is block 7

Pack: 8 AWG pigtail pair to an XT90 (mates the pack XT90S), 1 BAT, 2 GND

The bank is the soft start for all the motor capacitance BMS sees no inrush. Reset closes it, loop open drops it. No software in the path. Console is not behind it.
Startup: C4 (100 nF) sets dV/dt ≈ 0.1 V/ms; with R4 (374 Ω) and R5 (22 kΩ) the inrush current is limited to ~0.3 A. Ramp ~100 ms.
Fault: C4 (100 nF) sets 22.5 µs, 100–225 A to 0.25–0.55 V in foldback; latching 6.6 mV at 2.06 A for 60 ms (213 A, ~0.5 V max). Give a cap unpopulated.
Power limit 652 W at 26 V/6.9 A; 480–832 W with tolerance. RPWR = 1.5mΩ x Rs + 9° → 1.18 mV x VDS / Rs). SNSVS/GS eq 10. VGND, 6 mV over the 5 mV floor. Timer 4.7 nF, 0.22 ms typ, 0.15–0.39 ms. Retry 100 ms typ, 70–140 ms. Duty cycle 0.1%. Rs 1.5 mΩ, 2 mΩ, 3 mΩ. Rs 1.5 mΩ: 17.7 A at 0.59 ms; 23.7 A at 0.39 ms; 5 A. Read the real curve at layout.
FETs: 0.85 mOhm for the pair, 0.2 W hot at 60 A, 1.5 W at 85 A. Pre-save again in bank A. 10kΩ low since the gate of 2 mA about 170 mA off.
The 2 mA also pulls VOUT down through U1's OUT–GATE zener, against the 54 uA of his. Internal 1 MOhm SENSE–OUT path, so VBUS reads near 0 V with the bank open.
Reverse: U1 blocks current when VSOURCE > VOUT. Pulling EN/UVLO low opens the banks open. ON/OFF low/ opening on overvoltage would shared regen on the bus.
LM5069-1 latches on a fault. Clear: 1-ms/µs cycle, then reset.
BAT spike: the absorber in blocks 10 and 15A (9 x 47 uF) takes the lead current when a bank opens fast. 0.05MΩ/5A is the backstop. FETs and U1 are 100 V.
Polarity (rev B5): one soldered R (MA) pigtail pair, side by side, to an XT90 that only mates the pack's XT90S one way (obey the pack nut is the heaviest connector run in the robot). Nothing on the main path blocks a reversed pack: both banks' body diodes would conduct and D1 becomes the crowbar, so the keyed plug and the bring-up polarity check carry it.

Pack: 8 AWG pigtail pair to an XT90 (mates the pack XT90S), 1 BAT, 2 GND

Block 10, Absorber: a bank trip into a bus short cuts 350–890 A (sim/absorber_sim.py (pack 54.6 V, no pack inf), worst corners: 0.05 Ohm pulse loop (cell AC resistance), 0.5–1 uH, D1 at 75.2 A, C -20 %, trip 8.8–17.5 us, Clpk) k7 of 80 V hybrids (EEH-ZC1K470P, the bus-cap part) give BAT 75 V or less (0.05 Ohm loop): 6 % under rating, about 18 A of ripple current, about 1.4 W heat. Rated 105 °C, 2000 h life, so it lasts the robot's life. Bulk caps (block 15) are 100 V, means rerun absorber_calc before motors. Measure lead 5 and pulse M at bring-up. 100k bleeds 0, BMS close drives about 500 A into three cans for a few us; bench it on the JK.
U2 feed R1, 22R, ESD3 in series, then 1 uF. A shorted U2 pulls the pack on VCTL; 22R holds it to about 1.6 A. sw SMA/15A clamps under 10.2 V (§6 gate 20 V) and F1 (50 A slow) opens in ~1 s. Bench: short VCTL to GND, confirm F1 opens and VCTL falls. Add a TVS on VCTL if it rises.
Absorber close option (K3): DNP. If the BMS trips when it closes onto the absorber, remove the 5R and fit 2R in the gate/pad RMOD + Vs RC: 25 A at close, clamp unchanged (absorber_sim.py).
Reverse: the bridge diodes: a 15 pin 2–3 bridge or an EB fault can't drive RUN: F1 reaches VALO through BAT46W + 10k (2010) with a 12 V zener on FLT_A: F1 low holds VALO near 1.9 V: a bridged VALO puts at most 5.5 mA into FLT and 12.7 V on it (15 V recommended).
Converter: F2 2A is on the board and protects the pigtail. D2? already limits at 5.7–12.3 V: F2 backs up a shorted Q7). The 1nF has no reverse protection, so the keyed connector and the polarity check carry it. Fit a TVS across F2 (SMBJ15A) if you want it on the board. Q7 is 100 V, so a TVS to 80 V is safe. Q7 is 100 V, so a TVS to 80 V is safe. Q7 is 100 V, so a TVS to 80 V is safe