

COL216 Computer Architecture

Lab Assignments 1 to 3

The objective of the lab assignments 1 to 3 is to design and implement a simple arithmetic expression evaluator in ARM assembly language. ARMSim# simulator is to be used for developing and testing the assembly programs.

Week	Title and brief description
1	Evaluation of expressions without parentheses Expression is represented as ASCII string Operators add (+), subtract (-) and multiply (*): left to right evaluation, no operator precedence Constant integer operands – ASCII to binary conversion required
2	Evaluation of expressions with nested parentheses Use recursive functions to take care of nesting of parentheses
3	Expression evaluation with input/output Use input/output facilities of Embest board plug-in of ARMSim# simulator

COL216 Computer Architecture

Lab Assignments 4 to 14

The objective of the lab assignments 4 onwards is to design and implement a complete ARM CPU based computer, using Vivado tools and BASYS3 FPGA boards. These assignments are organized as follows.

Week	Title and brief description
4	CPU for a small ARM instructions subset Instructions for implementation = {add, sub, cmp, mov, ldr, str, beq, bne, b} Single-cycle design style
5	Simulate CPU design and prepare for synthesis Use ROM, RAM generator, ROM with pre-loaded test program Design a test bench and do extensive simulation Create interface for displaying address, instruction and result
6	Design for synthesis and testing on the board Introduce FSM for single-step and continuous operation Initialize ROM with multiple test programs, selectable at reset time Study resource usage and performance
7	CPU with multi-cycle design style Separate RF and ALU structurally Extend FSM for - multi-cycle execution single-instruction operation, in addition to single-step and continuous Study resource usage and performance
8	CPU with all ARM DP instructions Extend the design to include all 16 DP instructions Include all DP variants (flag setting, shift, rotate)
9	CPU with all ARM DT instructions

	<p>Include all DT data types (byte, half word, signed byte/half word)</p> <p>Include all DT variants (defined by PUW)</p>
10	<p>CPU with all ARM multiply instructions</p> <p>Include all multiply instructions – short as well as long</p>
11	<p>CPU with predication</p> <p>Test all conditions defined by the <i>condition</i> field</p> <p>Apply predication to all instructions along with branch instruction</p>
12	<p>CPU with interrupts</p> <p>Include SWI instruction and HW interrupts</p>
13	<p>CPU with serial I/O</p> <p>Interface UART</p>
14	<p>CPU with programming environment</p> <p>Use a simple monitor program to –</p> <ul style="list-style-type: none"> load and run user programs from terminal provide simple I/O for user programs