

# **EDA Tool Tutorial**

# - Global Routing



Oct 17, 2024

양자영, 김태환 교수 ECE Dept. Seoul National University



### **Outline**



### Theoretical Background

- Introduction to Routing
- Overview of Modern Global Router Flows


#### Lab

- Base P&R Flow
- Random Sensitivity Analysis
- Feature Extraction



### Introduction









### Introduction - Routing



Given a placement, a netlist and technology information,





Placement Nets




4


### **Global & Detailed Routing**



Determine the necessary wiring, specific routing segments, to connect cells(pins)




Pins on a net



Post-route




### **Global & Detailed Routing**




#### **Global Routing**

- Partitions the routing region into global routing cells (gcells)
- Plans routes as sequences of gcells
- Minimizes total length of routes and, possibly, routed congestion



Track (M2 Layer)



#### **Detailed Routing**

- Seeks to implement each global route as a sequence of track segments




6

### Flow for Modern Global Routers



General flow for modern global routers, where each router uses a unique set of optimizations:





<sup>\*</sup> Reference: VLSI Physical Design: From Graph Partitioning to Timing Closure



# **Net Decomposition**










### **Net Topology Construction – Background**



Source ■ Sink ■ Critical sink


#### Pins on grid

Case 1



Net with non-critical pins

Case 2




Net with critical pins



### **Net Topology Construction – Background**



Source ■ Sink ■ Critical sink







\* Rectilinear Steiner Minimum Tree: FLUTE(2008), REST(2021)

### **Net Topology Construction – Background**



Source ■ Sink ■ Critical sink





Reasonable PL to all pins




### **Net Topology Construction – Our Motivation**




Source ■ Sink ■ Critical sink

#### **Proposed**



Minimal WL



Short PL to critical pins

Robust timing w/ minimal WL increase





### **Net Topology – Experimental Results**

200

- Integrated our methodology into OpenROAD(C++)
- FLUTE(RSMT) vs PD-II(RSSLT) vs Ours

#### Example





Delay to the critical pin:  $64.6ps \rightarrow 21.7ps$ 

#### Comparison of results for the post-route final designs


WNS: -18.28% TNS: -53.37% Power: -0.06%



Reference: Jayoung Yang and Taewhan Kim, "Improving Timing Quality Through Net Topology Optimization in Global Routing" IEEE International System-on-Chip Conference (SOCC) 2024


### **Pattern Routing**






#### Pattern Routing

- Searches through a small number of route patterns to im prove runtime
- Topologies commonly used in pattern routing: L-shapes,
   Z-shapes, U-shapes




### **Pattern Routing**





#### Negotiated-Congestion Routing




capacity(e): Edge e를 지나갈 수 있는 최대 track 수 (주로  $\frac{gcell\_tile\_size}{track\_pitch}$ 로 계산)

demand(e): Edge e에서 routing에 사용된 track 수

The edge cost **cost(e)** is increased according to the edge congestion

#### Cost function of CUGR 2.0





### **Outline**



### Theoretical Background

- Introduction to Routing
- Overview of Modern Global Router Flows

#### Lab

- Base P&R Flow
- Random Sensitivity Analysis
- Feature Extraction



### [LAB1] Download LAB Materials



```
alias ll='ls -alhrt --color'; # Optional
cd ~
git clone https://github.com/jayoung-official/GLOBAL_ROUTE_LAB.git
cd GLOBAL_ROUTE_LAB
```

# git clone 대신 copy도 가능


cp -rf ~/storage\_ojXWdb/LAB\_Download/241017\_SNUCAD/GLOBAL\_ROUTE\_LAB ~

```
>_
                                         Terminal
                                                                                       ^ _ D X
File Edit View Terminal Tabs Help
bash-4.4$ rm -rf GLOBAL ROUTE LAB
bash-4.4$ clear
bash-4.4$ alias ll='ls -alhrt --color' ; # Optional
bash-4.4$ cd ~
bash-4.4$ git clone https://github.com/jayoung-official/GLOBAL ROUTE LAB.git
Cloning into 'GLOBAL ROUTE LAB'...
remote: Enumerating objects: 155, done.
remote: Counting objects: 100% (108/108), done.
remote: Compressing objects: 100% (78/78), done.
remote: Total 155 (delta 40), reused 70 (delta 25), pack-reused 47 (from 1)
Receiving objects: 100% (155/155), 59.46 MiB | 20.50 MiB/s, done.
Resolving deltas: 100% (57/57), done.
bash-4.4$ cd GLOBAL ROUTE LAB
bash-4.4$ ll
total 1.2M
drwxr-xr-x 29 ukrprod swtKa ukrprod swtKa 4.0K Oct 9 16:48 ..
-rw-rw-rw- 1 ukrprod swtKa ukrprod swtKa 130 Oct 9 16:48 .gitignore
-rwxrwxrwx 1 ukrprod swtKa ukrprod swtKa 3.0K Oct 9 16:48 5 summarize.py
 rwxrwxrwx 1 ukrprod swtKa ukrprod swtKa 415 Oct 9 16:48 5 random sensitivity analysis.py
 rw-rw-rw- 1 ukrprod swtKa ukrprod swtKa 935 Oct 9 16:48 5 random run.tcl
```



### [LAB1] LAB Materials








### [LAB1] Run Innovus



#### innovus






### [LAB1] Run Init Design



source 0\_initdesign\_gcd.tcl






### [LAB1] Run Floorplan



#### source 1\_floorplan.tcl




Layout area floorplan



### [LAB1] Run Floorplan



gedit 1\_floorplan.tcl






### [LAB1] Run Placement



#### source 2\_placement.tcl



Place instances(cells)


placement w/ trial route



### [LAB1] Run CTS



#### source 3\_ccopt.tcl




CTS + Optimization



### [LAB1] Run Route



#### source 4\_route.tcl



Global + Detail Route



### [LAB1] Report



#### # 기본 Flow 결과 Report 저장

```
report_analysis_summary > base.timing
report_power > base.power
```

```
Terminal
File Edit View Terminal Tabs Help
innovus 9> report analysis summary > base.timing
# Design Stage: PostRoute
# Design Name: gcd
# Design Mode: 7nm
# Analysis Mode: MMMC OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
Extraction called for design 'gcd' of instances=397 and nets=435 using extraction engine 'pr
eRoute' .
PreRoute RC Extraction called for design gcd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
     RC Corner Indexes
Capacitance Scaling Factor : 1.00000
Resistance Scaling Factor
                        : 1.00000
Clock Cap. Scaling Factor
                         : 1.00000
                        : 1.00000
Clock Res. Scaling Factor
Shrink Factor
                          : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1476.445M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1501.93)
Total number of fetched objects 433
AAE INFO: Total number of nets for which stage creation was skipped for all views \Theta
End delay calculation. (MEM=1576.38 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1576.38 CPU=0:00:00.3 REAL=0:00:00.0)
innovus 10 report power > base.power
```

# Report 확인

gedit base.timing
gedit base.power




### [LAB1] Objective - Random Sensitivity Analysis

Random exploration can be used to identify potential improvements over default flow


#### Ex) Random-ordered Cell Placement → Placement metric change

S. -Y. Lee, et al., "RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization," 2023 DATE



#### Ex) Random Steiner Point Disturbance → Timing metric change

S. Liu, Z. et al., "Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement," 2023 DAC



Distribution of sign-off TNS ratio of the updated solution with random Steiner point disturbance to the original one



### [LAB1] Adjustable parameters in Routing (Innovus)

```
setAttribute -net <net_name> -avoid_detour {true|false} -weight <integer> ...
```

Attaches attributes to nets and subnets. Attaching the attributes allows the NanoRoute routing commands to route the nets following specific requirements.

#### **Parameters**

-avoid\_detour {true | false}

Avoids detours of roughly more than a few gcell grids on the specified nets. This attribute affects global routing only. (Default: false)

**Note:** Cadence recommends that you use caution with this attribute, as it adds congestion to the design.

-weight <integer>

Specifies a relative weight for routing nets. In each switch box, the NanoRoute router routes nets with the highest weight first, then the next highest weight, and so on. Specify a value higher than 2 to ensure a net is routed before other nets. (Default: 2)



### [LAB1] Run Random Sensitivity Analysis

# Random Sensitivity Analysis 실행 전 innovus 종료하여 shell로 이동

```
exit
```

# Check run script(python)

gedit 5\_random\_sensitivity\_analysis.py

```
5 random sensitivity analysis.py
  Open -
           æ
                                                                  Save
                                      ~/GLOBAL ROUTE LAB
#!/usr/bin/env python3
import subprocess
N RUNS = 5
def run script():
   try:
       result = subprocess.run('innovus -files 5 random run.tcl', shell=True)
       if result.stderr:
           print("Error:")
           print(result.stderr)
   except Exception as e:
       print(f"An error occurred: {e}")
                                                 5_random_run.tcl 스크립트를
for in range(N RUNS):
   run script()
                                                 5회 반복 수행
```



### [LAB1] Run Random Sensitivity Analysis

# Check 5 random run.tcl

```
gedit 5 random run.tcl
```

```
5 random run.tcl
  Open ▼
                                                       Save
                                ~/GLOBAL ROUTE LAB
source 3 ccopt.enc
set timestamp [clock format [clock seconds] -format "%y%m%d %H%M%S"]
puts $timestamp
set avoid detour prob [expr {(int(rand() * 5) + 1) * 0.1}] ;# 0.1에서 0.5사이
set dataList {}
foreach in collection net [get nets] {
   set weight [expr {int(rand() * 4) + 2}] ; # 2에서 5 사이의 값
   set avoid detour [expr {rand() < ${avoid detour prob} ? "true" : "false"}]</pre>
   set net name [get property $net name]
   setAttribute -net $net name -weight $weight -avoid detour $avoid detour
   lappend dataList [list $net name $weight $avoid detour]
                                                          3_ccopt.enc Design을 불러온 후
                                                          net별 weight, avoid_detour 랜덤 할당
routeDesign
# REPORTS
set fileId [open "random ${timestamp} ${avoid detour prob}.nets.csv" "w"]
puts $fileId "Net,Weight,Avoid Detour'
foreach row $dataList {
   puts $fileId [join $row ","]
                                                           결과 비교를 위한 Report 후 Exit
close $fileId
report analysis summary > "random ${timestamp} ${avoid detour prob}.timing"
report power > "random ${timestamp} ${avoid detour prob}.power"
exit
                                                                                                                        30
                                     Tcl ▼ Tab Width: 8 ▼
                                                          Ln 1. Col 1
                                                                          INS
```



### [LAB1] Run Random Sensitivity Analysis



# Run script 실행 / 약 5분 소요(N\_RUNS=5 기준)

```
./5_random_sensitivity_analysis.py
```

# 결과 조회 (\*.timing, \*.power 파싱)

```
./5_summarize.py
```

```
Terminal
                                                                                         ^ _ D X
                          Edit View Terminal Tabs Help
                      bash-4.4$
                      bash-4.4$ ./5 summarize.py
                                                    WNS
                                                             TNS
                                                                        POWER
      기본 Flow
                                                    -8.415
                                                             -22.376
                                                                        0.33842197
                        base
                        random 241009 174125 0.1
                                                             -22.376
                                                    -8.415
                                                                        0.33842197
                        random 241009 174203 0.2
                                                    -8.415
                                                             -22.376
                                                                        0.33842197
                        random 241009 174240 0.3
                                                    -8.415
                                                             -22.376
                                                                        0.33842197
                                                             -22.376
                        random 241009 174318 0.1
                                                    -8.415
                                                                        0.33842197
                        random 241009 174355 0.5
                                                    -8.535
                                                             -22.835
                                                                        0.33845897
Random x10
                        random 241009 174433 0.1
                                                             -22.835
                                                    -8.535
                                                                        0.33845897
                        random 241009 174511 0.5
                                                    -8.535
                                                             -22.835
                                                                        0.33845897
                        random 241009 174549 0.4
                                                    -8.415
                                                             -22.376
                                                                        0.33842197
                        random 241009 174627 0.1
                                                             -22.835
                                                    -8.535
                                                                        0.33845897
                        random 241009 174704 0.2
                                                                        0.33842197
```

Toy design net 수가 적어(약 400개) 큰 효과 없음



# [LAB1] Results for AES\_CIPHER\_TOP

#Nets of Design: 약 10000개

	Name	WNS	TNS	POWER	
	base	-9.208	-339.913	4.62745333	
ĺ	random_241009_055859_0.5	-9.684	-374.335	4.62808571	ı
- 1	random_241009_060453_0.5	-9.812	-333.828	4.62767426	l
	random_241009_061049_0.4	-10.168	-373.995	4.62823325	
	random_241009_061644_0.4	-10.022	-365.142	4.62761984	l
	random_241009_062236_0.4	-9.605	-347.652	4.62797298	l
	random_241009_062832_0.2	-11.032	-363.802	4.62793837	l
	random_241009_063425_0.3	-10.568	-359.964	4.62790291	l
	random_241009_064018_0.4	-9.236	-363.022	4.62795988	l
	random_241009_064607_0.3	-11.273	-368.496	4.62805885	l
	random_241009_065204_0.4	-11.753	-370.290	4.62816721	l
	random_241009_093218_0.5	-9.793	-349.804	4.62796977	l
	random_241009_093814_0.1	-12.990	-428.342	4.62795213	l
-	random_241009_094407_0.3	-11.646	-372.209	4.62724831	ĺ
	random_241009_094958_0.1	-9.773	-356.929	4.62731261	ĺ
	random_241009_095549_0.3	-9.290	-369.146	4.62773923	
-	random_241009_100143_0.5	-10.732	-374.225	4.62784993	l
	random_241009_100733_0.5	-11.444	-414.964	4.62819967	l
	random_241009_101322_0.3	-8.441	-337.672	4.62749583	ĺ
	random_241009_101909_0.4	-9.937	-335.503	4.62738434	ĺ
	random_241009_102501_0.5	-11.339	-367.085	4.62801802	

개선 가능성 확인






Extensive feature extraction is crucial for optimization / machine learning.

#### Ex) RL-based placement priority optimization

S. -Y. Lee, et al., "RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization," 2023 DATE



#### Ex) Timing Optimization via Deep Steiner Points Refinement


S. Liu, Z. et al., "Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement," 2023 DAC

Type	Name											
Features	is primary I/O pin or not is fanin or fanout distance to the 4 die area boundaries pin capacitance	0 0 0 0   0 0 0 0 0 0 0 0 0 0 0 0 0 0	<b>4</b>		Bi-directional Net Forward Propagation		0000					
Tasks	net delay to root pin arrival time slew is timing endpoint or not required arrival time for endpoints										Pin Node Embedding Forward Propagation	



#### gedit 6\_feature\_extraction.tcl

```
6 feature extraction.tcl
foreach in collection net [get nets] {
   set net name [get property $net name]
   set pins [get pins -of objects $net]
   set n_pins [sizeof_collection $pins]
   puts "Net: $net name"
   puts " Pins: $n pins"
   set x coordinates [get property $pins x coordinate]
    set y coordinates [get property $pins y coordinate]
   set min x [lindex [lsort -real $x coordinates] 0]
   set max x [lindex [lsort -real $x coordinates] end]
   set min y [lindex [lsort -real $y_coordinates] 0]
   set max y [lindex [lsort -real $y coordinates] end]
   set hpwl [expr {($max x - $min x) + ($max y - $min y)}]
   puts " HPWL: $hpwl"
   set arcs [get arcs -of objects $net]
   foreach in collection arc $arcs {
       set source pin [get property $arc source pin]
       set sink pin [get property $arc sink pin]
       set source pin name [get property $source pin full name]
       set sink pin name [get property $sink pin full name]
       puts " Arc: $source pin name -> $sink pin name
       set is clock [get property $sink pin is clock]
       puts " is clock: $is clock'
       set delay max fall [get property $arc delay max fall]
       set delay max rise [get property $arc delay max rise]
       if { $delay max fall > $delay max rise } {
           puts "
                     delay: $delay max fall
       } else {
                     delay: $delay max rise"
       set slack max fall [get property $sink pin slack max fall]
       set slack max rise [get property $sink pin slack max rise]
       if { $slack max fall < $slack max rise } {</pre>
           puts "
                     slack: $slack max fall
       } else {
                     slack: $slack max rise"
           puts
       set source coordinate x [get property $source pin x coordinate]
       set source coordinate y [get property $source pin y coordinate]
       set sink coordinate x [get property $sink pin x coordinate]
       set sink coordinate y [get property $sink pin y coordinate]
       set diff x [expr {abs($source coordinate x - $sink coordinate x)}]
       set diff_y [expr {abs($source_coordinate_y - $sink coordinate_y)}]
               diff x: $diff x"
       puts " diff y: $diff y
                                   Tcl ▼ Tab Width: 8 ▼
                                                        Ln 52, Col 2 ▼ INS
```



```
features.txt
  Open ▼ 🖳
                                                            =
   diff y: 1.8
let: dpath a lt b n18
 Pins: 5
 HPWL: 13.896
 Arc: FE OFC11 dpath a reg out 0/Y -> dpath sub U23/A
   is clock: false
   delay: 0.200
   slack: 112.021
   diff x: 0.936
   diff y: 2.16
 Arc: FE OFC11 dpath a reg out 0/Y -> dpath sub U24/A
   is clock: false
   delay: 0.200
   slack: -2.115
   diff x: 0.936
   diff y: 2.52
 Arc: FE OFC11 dpath a reg out O/Y -> dpath b mux U2/B2
   is clock: false
   delay: 0.300
   slack: 141.066
   diff x: 4.752
   diff v: 6.624
 Arc: FE OFC11 dpath a reg out 0/Y -> FE RC 33 0/B2
   is clock: false
   delay: 0.200
   slack: 164.921
   diff x: 2.664
   diff y: 3.816
Net: dpath a lt b n19
 Pins: 4
 HPWL: 5.4
 Arc: FE 0FC35 dpath_a_reg_out_1/Y -> dpath_a_lt_b_U43/B2
   is clock: false
                                                       Ln 2606, Col 18 ▼ INS
                             Plain Text ▼ Tab Width: 8 ▼
```



# 202

#### innovus


```
source 4_route.enc
source 6_feature_extraction.tcl > features.txt
gedit features.txt
```

```
features.txt
                                                      Save
                                                              =
                                                                        Open ▼
                                ~/GLOBAL ROUTE LAB
   diff_y: 1.8
Net: dpath a lt b n18
 Pins: 5
 HPWL: 13.896
 Arc: FE OFC11 dpath a reg out 0/Y -> dpath sub U23/A
   is clock: false
   delay: 0.200
   slack: 112.021
   diff x: 0.936
    diff y: 2.16
 Arc: FE OFC11 dpath a reg out 0/Y -> dpath sub U24/A
   is clock: false
    delay: 0.200
   slack: -2.115
   diff x: 0.936
    diff y: 2.52
 Arc: FE OFC11 dpath a reg out 0/Y -> dpath b mux U2/B2
   is clock: false
   delay: 0.300
   slack: 141.066
    diff x: 4.752
    diff y: 6.624
 Arc: FE 0FC11 dpath a reg out 0/Y -> FE RC 33 0/B2
   is clock: false
   delay: 0.200
   slack: 164.921
   diff x: 2.664
   diff y: 3.816
Net: dpath a lt b n19
 Pins: 4
 HPWL: 5.4
 Arc: FE OFC35 dpath a reg out 1/Y -> dpath a lt b U43/B2
   is clock: false
                              Plain Text ▼ Tab Width: 8 ▼
                                                         Ln 2606, Col 18 ▼
```



### 생각해볼 거리

- → Addtional features
- → Rule-based algorithms
- → ML-model designs







# Thank you



