/	- Lectur	re - 3 -			
	14	ni Aug.	2019	40.750	
Hardware	Descripto	n langue	ige (H	ol)	
		verilog Basic Hr.	ol (BHO	ol) + in l	m) course
conventi					
F221 e	extension	- Files	rame.hd	L	
		Xo	d.hdl r.hdl		
			end hall	nl-	
<i></i> ₩	. hdl e	x tension is e Wie Gill And.	e name m	11	caps as
		Locu	of Cixton	more	
Chip str	uture:				
	Header	- speci	bigs oh	rtes bace	
-	Body.	-> spc.	ibis mi	im plan	entation.
Synten	Conventio	~: c	are semiti	ve in ho	per can
			Keywords	are in exp	
I dentitier r	raming:	letter	and digits	, starting 1 da	with letter
	Key word	1CHIA	Hecoder	2	

11 comment to a line comments: /* comment worth closing of

Chip Header (Intertace):

CHIP Chiparane &

IN inputping, imputping, inputping;
out outputping, outputping;

11 chip Body [Implementation]

Chip Body: (tomplementation)

PARTS:


internal chip part;

. Internal elip part: -

Chipmanne Chipname (Lornection, ---, comaction)

Connection.

part's più name = chips pin name.



a= 21, b= 22 C = 0,

(allared) Multiple banch (col- allow) (allower) & Connections internal pins (interconnects) (Parts (., mt = p); parts (parts (An supul- più ot a part may be bed by mi bollowing sintre.) superty port dichip 2) an ohtemel pin (onter connect) 3) constant. Francoind True (1) an False (0) An autipute prin of a part could been to Dent-bort bis ope opil an lintemalpion (Interconnec)

.. Restriction on connection:= (allower)

(ban-our)

proformed

(not-outness)), Herrolpin A brus is a moultiliste pår of type expert, intput. - Buses -2 Now O

2 CHIP Declaration: CHIP Portabus { CHIP Mytrus 2 IN johns [8] i OUT out su [8]; I way or data ous out-to) 5 Nousto] How to use: > moli] CHIP - nuta] Part hos 3 mus (2) > m.b] shows (7)

chip Intantiation (in presence of bus) CHIP Databus 2 IN SATEJi OUT out-Ir]; 11 Date his bady CHIP Processor & 1N Sup [16]; // chip poh OUT OUTPILOJi // chip's poli 11 startob budy bor processor PARTS: Il come other gates Date bus (INTO] = imp [O], intil = inp[i], m[2.7] = true, out [o] = outp [o] nt[1.-7] z nulp[1..7]

imp[15) CHIP
Procent 7 MP[7]

3 mp[1]


2 mup[7]

2 mup[7]


2 mup[7]

Home Byercise

Desorbe me bottoming connection my BAM.



Combinational Building Glores: -



HDL code

CHIP for 2

IN a, b;

OUT onl-;

PARTS:

Not (in z a, ont = Not2);

Not (in z b, onl-= not2);

And (a = not 1), b = b, net = and 1);

And (a = a), b = not 2, out = and 2); b = a = and 2, out = and 3;

Simulation of XOR gates: -

Simulation: To varity the correction ob a given this language - Test Scripting language (TH)

Kor. tri
Locd Xor. hal, out-putt List- a, b, out-;

set a 0, b 0, event

eval, output;

set a 0, b 1,

eval, output;

set a 1, b 00;


eral, output; set a 1, 51,

eval nel-put;

Multibit gates: -

into] Multi (m(5))

Functionality



CHIP MUST MBNOT &


IN ints];

PARTS:

Not- (in = into], ant= znu-[0]);
Not- (in = into], ant- [m-[i]);
=

-- (in = in []), ml-= ml-[]);

3



Multiplesor!

Much'6:4 Demonux.

Multiway gates -

Multiple in pul- with only me.

Multiway OR

Multiway RILD

Multipay x or

Multiway MUX

Multimay DeMUX: -