_ Lecture - 7 | Supt 3, 2019 =

D-FF doign

- BATTA Wale

- Simulation Wellrodology

- companim bile

- 1-bit Register:

N- bột Register!

Shibt-register:

- letet shibt-register - 12 ight shibt-register


- rep-flower courter

prögran wanter (PC)

- pct pc+1

- pc < pe+2

= pc < pc+4



companion tile (-tmp):-

Three parameters: - 1 Time
2 Tryuts
2 ourput.

Example dip ining inhuilt DFF:-

CHIP DFF {

IN D;

OUT B;

BUILTIN DFF;

CLOCKED D, 0; // Expl


11 Bx phist cloudy sperition to simulation.

3

I- hit Register: To be able to write & rand 1-690 functional specitication. - To stere loud one-bit bt information. Two mans trunction. - Read (output) inputs: " O Data- in & bit, - write (Loud) @ Load word not signal out-parts: - mota-out- 16il-Fruition: - ; & Diagram Internal Davign: Note-Oir was dinger mi work i grad is in phail-(2) This daign to be would brill ming me intruit 8- Int Register: functional spenticutions: local g-bit of and ing dute inpul-To be whete rend & wite 8-6it of outr shipul-:output: function:= Viagram; Lode :-

Shitt Register: -A register capable of trend, write, and shirt operation inpuls: - O nasta in (N- hit) (2) Load control signal (1-bit-) 3 Shib-1- untrisignal (1-4il-) ontputs: - 1 mota-out (a- bit) Frunction: -Shibt-Load Reej ster perborm shitt-Berporm road > Keep Retarkuni Lord shilt Block Sigram . - 61 (- Data orel 1 - 67 1-shi 61- reey

Right Shibt Register:



Program counter: -

A special wind of counter comed bor betching instruction inputs ". (Date-in (N-bit-)

2) Load control signal

@ Resel- Control (to Going Pc to zurs)

(4) Two increment control signals.

outputs: Data-out- (n-61)

function: =

Load	Resul-	inco	nou	
Long	0	U	0	-> Load more that
0	Ī.	×	×	-> Resel-to reso
×	@	0	1 ,	\rightarrow $pc \in pc + 1$
*	©	1	0	\rightarrow pc \leftarrow pc +2
×	0	1	1	-> pc + pc+y
D	D	0	D	-> Restain Donta

