
Assignment →03

EE22BTECH1102S



Cout = 97 + P796 + P7P695+ P7P6P594+ P7P6P5P483 + P7P6P5P4P392+ P7P6P5P4P3P291+ P7P6P5P4P3P2P190 + PzP6Ps PyPzPzP, Po Cin

Cout = (97:0, P7:0 Cin)

Yes, we can use this technique of carry generate & carry propagate for base 10 number addition

 $g:=\begin{cases} 1 & a_i+b_i \ge 10 \\ 0 & otherwise \end{cases}$ In case of carry generate


 $P_i = \begin{cases} 0 & a_i + b_i = 9 \end{cases}$ In case of carry propagate

The operation 'o' will remain same as in binary

(g,, P,) o (go, Po) = (g, + goP, , P, Po)

a.b+c+d=e.B+f

(Bo being theoradin here it is 10)



· [4832 x 3482 = 17033944



We can have 2 variables of 1 variable with its complement, we can implement any 3 variable function using a 4x1 MUX.

	O		0
Σ(A,B,C, (Δ))	ABC	AB	Select line
0	000	0 0	Lo
Ī	001	0 1	I,
2	010	1.0	I_2
3	011	10	1 ₃
4	@100	14	1 -3
5	101	10	
6	110	Ĭ., —	
7	111	12-	to1 Y
$Y = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3 - 0 A'B$			

For MUX to be complete

Any 3 variable function can be implemented by Y


As any 3 variable function can be represented in the form of SOP notation

of sop notation.


by earchanging Io, I, I I II as either C or C'

we can have any sop notation in equation - (1),

Thus, we can implement any binary function of 3 variable,




(5) A D-latch is as follows,



Maximum Delay time = 3 tiny + 2 tand + 2 tos -1 Minimum Delay time = tiny + tand + tor - 1

D-FlipFlop is as follows,



Delay time=6tinv + 4tand + 4tox - 3


As we can replace 'Ox' gate with 'and' gate


Manimum delay for D-Latch = 3tinv + 4tand [from D]


Minimum delay for D-Latch = 2tinv + 2teand [from D]

Delay time for D-FF = 6tinv + 8tand - 1 from 03

Now odepending upon which one is greater between too and tand, we can tell min. I man. delay incurred for the







For adding another control signal head I', another set of address lines adds I, we have to use two multiplexer in addition to previous circuits to read two registers simultaneously addition to previous circuits to read two registers simultaneously

