

Q3)

a) To generate a 6 operand n -bit adder from 6-to-3 counters, we need to add make a circuit which can perform addition like this.

$$\begin{array}{r}
 a_{n-1} \dots a_3 a_2 a_1 a_0 \\
 b_{n-1} \dots b_3 b_2 b_1 b_0 \\
 c_{n-1} \dots c_3 c_2 c_1 c_0 \\
 d_{n-1} \dots d_3 d_2 d_1 d_0 \\
 e_{n-1} \dots e_3 e_2 e_1 e_0 \\
 + f_{n-1} \dots f_3 f_2 f_1 f_0 \\
 \hline
 z_n z_{n-1} \dots z_2 z_1 z_0
 \end{array}$$


We can use a 6-to-3 counter to find sum of every column i.e. $a_i + b_i + c_i + d_i + e_i + f_i$, from $i=0$ to $n-1$ we get output of $(z_0)_i, (z_1)_i, (z_2)_i$ for $i=0$ to $n-1$

For $i=0$ i.e. $(z_0)_0$ will be z_0


Now $(z_1)_i$ ($i=1$ to $n-2$) will be supplied to another 6-to-3 counter having $(z_2)_{i-1}$ ($i=1$ to $n-2$) and $(z_0)_{i+1}$ ($i=1$ to $n-2$) as another inputs and in some cases z_1 output of previous 6-to-3 counter and in some cases z_2 output of previous 6-to-3 counter

①


The z_0 of this second layer of 6 to 3 counter will be representing our sum



b) We know the truth table for a 6-to-3 counter we can implement 6-input LUT by using memory table with a 64:1 multiplexer with six select lines as x_0, x_1, \dots, x_5



Z_2 - circuit



~~for Z_2 circuit~~

64 memory element based
on truth table for Z_2

Q4)


P.S	N.S	
	$x=0$	$x=1$
A	B, 1	H, 1
B	F, 1	D, 1
C	D, 0	E, 1
D	C, 0	F, 1
E	D, 1	C, 1
F	C, 1	C, 1
G	C, 1	D, 1
H	C, 0	A, 1

a) $P_0 = A, B, C, D, E, F, G, H$

$P_1 = (ABEFG)(CDH)$

$P_2 = (AB)(EFG)(CDH)$

$P_3 = (A)(B)(EFG)(CD)(H)$



∴ There is no further distinguishable state

∴ The equivalence pattern for the above machine is $(A)(B)(EFG)(CD)(H)$

b) The standard form of the corresponding reduced machine is

P.S	N.S	
	$x=0$	$x=1$
$(A) \rightarrow \alpha$	$(B, 1)$	$(E, 1)$
$(B) \rightarrow \beta$	$(F, 1)$	$(D, 1)$
$(EFG) \rightarrow \gamma$	$(D, 1)$	$(D, 1)$
$(CD) \rightarrow \delta$	$(C, 0)$	$(F, 1)$
$(H) \rightarrow \epsilon$	$(C, 0)$	$(A, 1)$

P.S	N.S	
	$x=0$	$x=1$
$\alpha \rightarrow (A)$	$(B, 1)$	$(E, 1)$
$\beta \rightarrow (B)$	$(C, 1)$	$(D, 1)$
$\gamma \rightarrow (C)$	$(D, 1)$	$(D, 1)$
$\delta \rightarrow (D)$	$(D, 0)$	$(C, 1)$
$\epsilon \rightarrow (E)$	$(D, 0)$	$(A, 1)$

c) As A & B distinguish in P_3 , so the length of sequence is 3.

• For going from P_0 to P_1 , let input be $x=0$ for $A \neq B$

$\therefore z=1$ & N.S is B, F

• For going from P_1 to P_2 , let input be $x=0$ for $A \neq B \neq F$
 $z=1$ & N.S is F, C

• For going from P_2 to P_3 , let input be $x=0$ for $F \neq C$
 Now output z is different for both C & F

\therefore Minimum length sequence to distinguish state A, from B is
 000

Q.5) Let M be a machine with n states namely

$$A_1, A_2, A_3, A_4, \dots, A_{n-1}, A_n$$

Making partition of M (such that each partition P_i , state A_i is distinguished from other states)

$$P_0 = (A_1, A_2, \dots, A_{n-1}, A_n)$$

$$P_{01} = (A_1)(A_2, A_3, \dots, A_{n-1}, A_n)$$

$$P_2 = (A_1)(A_2)(A_3, A_4, \dots, A_{n-1}, A_n)$$

$$P_3 = (A_1)(A_2)(A_3)(A_4, A_5, \dots, A_{n-1}, A_n)$$

$$\vdots$$

$$P_{n-2} = (A_1)(A_2) \dots (A_{n-2})(A_{n-1}, A_n)$$

$$P_{n-1} = (A_1)(A_2) \dots (A_{n-1})(A_n)$$

there are n states in P_{n-1} which represents the equivalence pattern

Now, the state A_{n-1} & A_n are distinguishable by sequence of length $n-1$ which are the last two states to be distinguishable as all other states are distinguished much before

\therefore Two states S_i & S_j of a n -state machine M are distinguishable by a sequence of length $n-1$ or less.

Q.6) $X(\text{Input}): 000010100010$
 $Z(\text{Output}): 101001100001$

As the machine is one-input & has 3-states

As the machine is initially in state A

when A is given $x=0$ as input, then it must go to a new state B as for same input, output is different

when B is given $x=0$ as input, then it must go to a different state either back to A or to a new state C

let it go back to A

Again after 00 as two consecutive input to A; machine again comes back to A.

when $x=1$ is given as input at A, machine can either go to C or stay at A.

lets consider it stays at A

for $x=0$ to A, N.S is B

when $x=1$ is given to B, it goes to N.S C


when $x=0$ is given to C, it stay at C.

also, the next two input & output are same, N.S C.

when $x=1$ is given to C, it goes to A

when $x=0$ is given to A, it goes to B

Thus, our state diagram look like



∴ Reduced standard form,

P.S	N.S	
	x=0	x=1
A	B, 1	A, 0
B	A, 0	C, 1
C	C, 0	A, 0