Verilog Implementation Report

Computer Organization Project 5

Jaewon Chung, 2015-11832 Due: 2019/04/29

1. Introduction

• Above the single cycle CPU I built last project, I will upgrade it to a multicycle version. Hence I will have to newly implement registers, datapath, and especially the control module.

2. Design

- Design details can be found at the design document attached at the end of this report.
- This CPU implements a vertical micro-code controller. In other words, the control module sends the ROM which register transfers will occur at its current state (or cycle), and the ROM module returns appropriate control signals by referencing its hard-coded truth table.
- There are 17 states (0~16) for the control module (thus it is a FSM), where each at state at most two register transfers are conducted. There are 14 types (0~13) of register transfers, each requiring 16 bit control signals.
- The ROM module has register transfers hard-coded in it. Since there are 14 types of register transfers and each have 16 bit control signals, the size of the ROM memory is 14*16. When there are two register transfers in a single state, the **elementwise-OR** of the two control signals is returned.
- The ALU and RF modules were not changed.

3. Implementation

- At every positive edge of the clock, the following happens.
 - ReadData1 from RF is latched into register A.
 - ReadData2 from RF is latched into register B.
 - ALUResult from ALU is latched into register ALUOut.
 - Control module state is advanced. (Refer to p.3 in design document)
 - PC is updated to nextPC if PC write is enabled.
- I separated each part of the CPU (Declarations and Instantiations, CPU reset, Outward signals, Memory access, PC update logic, RF logic, and ALU logic) with comment blocks. It won't be difficult to read.

4. Discussion

- My CPU took 3488 cycles. You said you won't take points off for this, right?
- Feedback: The testbench evaluates the CPU with WWD and num_inst. This was fine when the CPU handled only one instruction per cycle, but it wasn't for this project. Since the testbench checks for the test num_inst EVERY cycle, and since output_port is only available at the ID stage, testbench \$displays were triggered multiple times for one instruction. Thus I had to develop some extra logic to show the real num_inst for exactly one cycle for each instruction, and keep an internal_num_inst register. A possible solution for this would be to require a output_port_ready signal coming out of the CPU, which is asserted only when valid information is coming out of the output_port. Now the testbench can test the output only when both num_inst matches the test num_inst AND output_port_ready is high.

5. Conclusion

• I believe I have achieved every goal specified in the introduction.

[Attachment]

1. Design document


ALU	input f	7, B, OP.	outpu	t C, board
Instruction	Opcode	Function Code	Format	op (4 bits) Multi cycle
ADD	15	0	R	
SUB	15	1	R	
AND	15	2	R	
ORR	15	3	R	3
NOT	15	4	R	4
TCP	15	5	R	5
SHL	15	6	\mathbf{R}	
SHR	15	7	R	7 -> C = A>>> 1 arithmetic!
ADI	4	-	I	
ORI	5	-	I	3
LHI	6	-	I	8 ⇒ C= {B[7:0], 8'603
DWD	15	27		
WWD	15	28	R	
LWD	7	-	I	
SWD	8	-	I	$\frac{1}{0}$ $\frac{1}$
BNE	0	-	T	
BEQ	2	-	T	10 branch card = (C = 0)
BLZ	3	-	I	
JMP	9	-	J	12 branch-cond = $(C < D)$
JAL	10	_	J	
JPR	15	25	R	
JRL	15	26	R	
HLT	15	29	R	
ENI	15	30	R	
DSI	15	31	R	
Control	'np	ut 4bit opc	ode. 6	Sbit Func > 4bit ALUOP
Instruction		A	WOp	
opcode=15 & femc < 8			Sunc	
AOI	L			0
0123				3
LHT				8
rwf)			0
SWE)			0
BNE				9
13EC				(0
BGZ				
BLE	2			12
defan	[七_			LG


RF input: write: control signal Requirite CK > zame with outside n_Jazan 2 bit addrl: instruction [11:10] 2 bit addr2: instruction [9:8] 2 bit addr 3: RegDst? instruction[1:6]: instruction [9:8] 16 bit data3: MemtoReg? Allresult: dataReg output: 16 bit data1 16 bit data2 Others : just use ?: MWXsign extend: 8bit to 16bit. out = {8{in[7]}, in]; address adder: just use + operator. I should use ALU. shift left two: out = in << 2;

(and pc < pc+1) PC: 16 bit req.

instruction: 16 bit reg. > need to distinguish when reading memorydata Reg : 16 bit reg

num_inst: increment by 1 with always @ (posedge ak) output port: just assign to datal from RF.





- PCWrite = 1, PCSrc = 00, ALUSrcA = 0. ALUSrcB = 01
- ALUSTICA = O. ALUSTICB = 10
- PCWrite = 1, PCSrc = 10 3
- RegSrc = 10, RegWrite = 1, RegDst = 10
- PCWrite = 1, PCSrc = 11
- ALUSTOA = 1. ALUSTOB = 10
- ALUSTOA = 1, ALUSTOB = 00 7
- PC Write Cond = 1, PCSrc = 01, ALUSrcA = 1, ALUSrcB = 00
- RegSrc = 00. ReqWrite = 1, RegDst=00 9
- Reg Src = 00, RegWrite = 1, RegDst = 01 OJ
- IorD = 1, ReadM = 1, WriteM = 0 U
- IorD = 1, ReadM = 0, WriteM = 1 12
- Reg Src = 01. Reg Write = 1. Reg Dst = 00 13