# Verilog Implementation Report

# Computer Organization Project 4

Jaewon Chung, 2015-11832 Due: 2019/04/15

### 1. Introduction

Through this project, I will:

- implement a single-cycle CPU module that supports five TSC instructions (ADD, ADI, LHI, JMP, WWD).
- understand the two main components of a CPU: datapath and control unit.
- understand the communication between the CPU and the memory.

## 2. Design

This section is replaced with the attached design documentation. There are two versions: design 1.0 and design 2.0. I wrote the former before implementing the CPU, and the latter during implementation. Design 2.0 updates the control unit of the CPU, while datapaths stay the same as 1.0. The key difference is that the ALU control module was removed, with the control unit operating the ALU.

The testbench 1. simulates the memory and 2. checks the output of the CPU. When the CPU requests access to an address in the memory by asserting readM, after `READ\_TIME, and if readM is asserted, the memory sends the data to the CPU and notifies it by asserting inputReady. After `STABLE\_TIME the data is removed. Instruction output check is done according to num inst. This part is trivial.

# 3. Implementation

In general, I sticked with the structure in the 'Putting it all together' slide. In this section, I will only describe the parts that I did not.

- 1) ALU (different from project 1)
  - Input: 16 bit A , 16bit B, 4 bit OP Output: 16 bit C, 1 bit bcond
  - No carry in and carry out bits. The TSC ISA does not require that.
  - The operations that use the ALU are highlighted pink in the design. There are thirteen such operations, so there are thirteen OPs (0 ~ 12) plus one for undefined (15).
- 2) RF (same with project 2)
  - To be exact though, I changed synchronous active low reset to asynchronous active low reset to match the reset timing with the CPU module. Everything else is the same.
  - Just in case you need explanation on the RF, I attached the RF report from project 2 at the back.

- 3) Control
  - Input: 4 bit opcode, 6 bit function code

Output: RegDst, Jump, Branch, MemRead, MemtoReg, 3 bit ALUOp, MemWrite, ALUSrc, RegWrite, **OpenPort** 

- The control module receives not only the opcode but also the function code of the instruction, and there is no separate ALU control module. The output ALUOp is directly connected to the ALU input OP.
- I spent some time looking at other instructions and tried to implement them too, although I didn't test them.
- The meaning of each output is described in detail at the module comment. Everything is the same with the slide, but I added an OpenPort output that is asserted only when the current instruction is WWD. The ouptut\_port of the CPU is not z only when OpenPort is asserted.

#### 4) CPU

- PC, nextPC: With the current PC, the nextPC is calculated and stored. At next posedge, PC receives nextPC. The instruction is fetched with nextPC too (i.e. address receives nextPC).
- Reset timeline
  - 1. reset\_n reaches negedge.

```
(CPU) PC = nextPC = address = num_inst = 0
(RF) register = 0
```

• A timeline of a single cycle

Back to 1.

- 1. **clk is low**. Previous instruction is executed and nextPC is calculated.
- 2. clk reaches posedge.

```
(CPU)

PC <= nextPC

address <= nextPC

readM <= 1

num_inst <= num_inst + 1

reading_instruction <= 1

(RF)
```

if RegWrite is asserted, data is written to register.

memory senses posedge of readM.

```
after READ_DELAY,
data <= instruction
inputReady <= 1
```

4. **CPU senses posedge of inputReady.** (with always @(posedge inputReady))

if reading\_instruction is asserted, memory access is in instruction fetch mode.

```
instruction <= data
readM <= 0
reading_instruction <= 0
else, memory access is in data fetch mode.
  dataReg <= data
  readM <= 0</pre>
```

## 4. Discussion

• At first, I implemented the output\_port as:

```
assign output_port = ReadData1;
```

Although this implementation passes all the tests, I later realized this was a security flaw of the CPU, since the content of a certain register is always leaking. That's why I implemented the OpenPort control signal.

- As I was told that I will have to implement all other instructions of the TSC ISA, and since I have two exams next week, I tried to build the framework for implementing other instructions. Also, I implemented the data fetch part, not only the instruction fetch part. These parts are not complete yet, and will have flaws, but it's good enough to pass the given testbench.
- Feedback: Great pain, Great gain, Great fun. I loved it.


## 5. Conclusion

• I believe I have achieved every goal specified in the introduction.


[Attachments]

- (1) CPU Design 1.0
- (2) CPU Design 2.0
- (3) Verilog Implementation Report for Register File (Project 2)

ALU	input f	7, B, OP.	output		board		Des	ian
Instruction	Opcode	Function Code	Format	08	(4 bits)			·J. ·
ADD	15	0	R	0				
SUB	15	1	R	(				1
AND	15	2	R	7			1 • \	
ORR	15	3	R	3				
NOT	15	4	R	4				
TCP	15 15	5 6	R	5				
SHL	15	7	R	7	_\	Λ I	arithmetic	<b>.</b> (
ADI	4		I	0	<b>3</b> / C =	Η >>> (	arramed	2.
ORI	5	-	Ī					
LHI	6	-	I	3	⇒ C =	S BID:DI	, 8,603	
RWD	15	27	R	0	7 C		, 6607	
WWD	15	28	R					
LWD	7	-	I	0				
SWD	8	-	I	0				
BNE	0	-	I				Ci= 0)	
BEQ	1	-	I	(0			(C== 0)	
BGZ	2	-	I	( (			(C > D)	
BLZ	3	-	1	12	60	ond =	(C < D)	
JMP	9	-	J					
JAL JPR	10 15	25	J R					
JRL	15	26	R					.00 10
HLT	15	29	R					JPR, JR
ENI	15	30	R					another jur
DSI	15	31	R					√ sign
LU cont Instructi (opcode	.on	input 4 bit ALUI (Fram a	Do	6 '		c. out OP to ALU?	`	t 06)
R-type	2 (15)	0			Func <	8 ? Fu	nc : 15	
BNE	(0)	(				9		
BEQ	(1)	2				(0		
BGZ	(5)	3				1)		
BLZ	(8)	4				12		
ADI	( <del>L</del> )	5				0		
ORI	(5)	6				3		
LHI	(6)	7				8		
LWD	(1)	8				0		
SMD	(8)	9				٥		
defau	.[£.	(S				15		



no delay read. It posedge write -> need to prepare RF write data in one cycle. L> ALU result (no delay) or Memory read (from data) change address, change readly to 1. wait for input Ready to become 1. then we have control signal Requirite input : write CK same with outside n-Jacan addrl: instruction [11:10] 2 bit addr2: instruction [9:8] 2 bit RegDst ? instruction [7:6]: instruction [9:8] addr 3: 2 bit Memto Reg? Allresult: data Reg 16 bit data3: 16 bit data1 output: 16 bit data2



```
Control input 4bit opcode 
instruction [15:12]

Reg Dst: opcode == OPCODE_IR

Jump: opcode == OPCODE_JMP, JAL

Branch: opcode == OPCODE_BEQ, BNE, BGZ, BLZ

Mem Reod: opcode == OPCODE_LWD, SWD

Mem to Reg: opcode == OPCODE_LWD


ALUOp: defined in ALU page! (4 bit)

Mem Write: opcode == OPCODE_SWD

ALU Src: opcode != OPCODE_R, BEQ, BNE

Reg Write: opcode != OPCODE_SWD, BEQ, BNE, BGZ, BLZ

JMP, (JPR, JRL)
```



```
MUX: just use ?:

sign extend: 8bit to 16bit. out = [8 [in[7]]], in];

address adder: just use + operator.

shift left two: out = in << 2;

PC: (6 bit reg.

instruction: (6 bit reg.) > need to distinguish when reading memory-
data Reg: 16 bit reg > need to distinguish when reading memory-
num_inst: increment by 1 with always @ (posedge ak)

output_port: just assign to data! from RF.
```

	ALU	input f	7, B, OP.	output		ba		Desig
	Instruction	Opcode	Function Code	Format	OP	(4	bits)	.5 6 -1 5
Ĭ	ADD	15	0	R	0			2.0
Ì	SUB	15	1	R	1			<b>2.</b> <i>U</i>
1	AND	15	2	R	7			
	ORR	15	3	R	3			
	NOT	15	4	R	4			
1	TCP	15	5	R	5			
-[	SHL	15	6	R	6			
-[	SHR	15	7	$\mathbf{R}$	7	$\Rightarrow$	C = A>>> l	arithmetic!
-[	ADI	4	-	I	0			
	ORI	5	-	I	3			
	LHI	6	-	I	8	$\Rightarrow$	C = {B[7:0	], 8'603
	RWD	15	27	R				
	WWD	15	28	R				
ļ	LWD	7	-	I	0			
-[	SWD	8	-	I	09			
-	BNE	0	-	I	٩		boond =	(Ci = Q)
	BEQ	1	-	I	(0		poouq =	(C==0)
	BGZ	2	-	I	( (		bcond =	(C > D)
	BLZ	3	-	I	12		boand =	
	JMP	9	-	J				
	JAL	10	-	J				
Į	JPR	15	25	R				
-[	JRL	15	26	R				
-[	HLT	15	29	R				
-[	ENI	15	30	R				
-[	DSI	15	31	R				
1								

Control input 4bit opcode	L. 6 bit func > 4bit ALUOP
Instruction opcode=15 & femc < 8	ALUOP
ADI	
DIST	3
LWD	8
SWD	0
BNE	9 (0
862	
BLZ	12

B

default

# **Verilog Implementation Report**

# Jaewon Chung, 2015-11832 2019/03/28

# Assignment 2-2: Register File

## 1. Introduction

- The assignment is to implement a register file, which will be used in the implementation of our single cycle cpu. It performs 2 reads and 1 writes according to the specified address and write enable signal.
- Write must be synchronized to the clock. In other words, write must be performed at the positive edge of the clock, and when write is enabled.
- The number of registers needed is 4, since the given address is 2 bits.

## 2. Design

- From the constraint that the smallest possible number of register should be used, I figured I could implement this with just one reg. Since I need four 16 bit registers, I can declare one 64 bit register and slice it into four parts.
- Similar to the 010 detector state transition, write should be done when the clock at its positive edge. Thus we can use the same code structure for writes.
- For reads, it seems easier to implement asynchronously, since I can use the assign statement.

# 3. Implementation

- A 64 bit register is declared. The register is addressed from the right; address 3, 2, 1, 0. Thus if the given address is addr, the data we are looking for is register[addr\*16+15 : addr\*16], or register[addr\*16+: 16].
- Other parts are trivial. No need for explanation.

#### 4. Discussion

• I planned to use four 16 bit registers, but I found a way to use only one. I believe this is of better analogy to the real register file, since physical memory is just a long array.

### 5. Conclusion

• I believe I have achieved every goal specified in the introduction.