

♦ ESP, which contains a virtual address

- e.g., to push EBP onto the stack

Virtual Address

physical address space

ethe OS manages the processor is hardware) physical address (and the

20 ni gnidton -

- well, the hardware uses

Anything uses physical address? the 32-bit address space

pretty much every piece of software

address space

Copyright © William C. Cheng 🗕

e.g., to fetch a machine instruction

bow do you know which memory location to write to?

you need to specify a memory location to store the content

virtual address to address any memory location in the 32-bit

in a user process (or even a kernel process), you would use a

Virtual Address


You would use a virtual address to address any memory location in


Memory


physical address





http://merlot.usc.edu/cs402-s16

































































\$0

segments as if they are swapped

you can swap out all the segments

you can start with all the

0099

0002

1600

009

300

Process A

Stack

878

UMM

1000

100

200


87 ges qsed


Core


wildity bit for each segment (in addition to access

🔷 No space for new segment, make room by swapping out a segment


Swapping / Backing Store







virtual addr 312



internal fragmentation possible

not very common these days

Segmentation (just discussed)

external fragmentation possible

wole si "fit-ferif" 🕳


divide the address space into fixed-size pages


program, such as a module or subroutine)


(typically each corresponding to some logical unit of the


Structuring Virtual Memory


alivide the address space into variable-size segments












































is a basic (two-level) page table

286 CPU uses a forward-mapped page table in the hardware
○ PTE is not like the above picture

4KB Physical Page

- but the programming abstraction

UGO 88x na no sun xineew 🔷


V M R Prot Physical Page #


Page Table Entry


Page Table


feet


Forward-Mapped (Multilevel) Page Table


























number of entries in IPT tends to be limited and small
how do you map page number (i.e., VPN) to physical page

Offset

Inverted Page Tables

Inverted Page Table

ag PTE Lin


page frames


🖒 Page table is indexed by physical page number


Hash Table


Page #


PID






































	1 XB	sm 001	Remote Disk		
	8T r	sm 01 - 1	Disk		
	100 GB	100 ps	MAR atomaR		
	100 GB	sոյ 00 t	SSD		
	10 GB	an 00 t	MAA		
	2 MB	an Ot	Г3		
	526 KB	su †	77		
	94 KB	su Ļ	8JT		
	əziZ	Access Time	Storage		
Storage / Cache Hierarchy in Today's Systems					
Operating Systems - CSCI					

1 XB	2m 00 f	Remote Disk
at r	sm 0t - t	Disk
100 GB	su 001	MAR atomaR
100 GB	su 001	ass
10 GB	sn 001	MAR
2 MB	sn Of	Г3
520 KB	su 1	77
94 KB	su Ļ	8JT
2710	auu eeaaaw	ລດອາດາດ









Copyright © William C. Cheng

()dlt_dsull

noted[i] = 1

while (done[j] == 0)

update_or_flush_tlb(); modify_page_table();

ţuçexxnbç(ţ) ;

// spoofer code

while (noted[i] == 0)

receive_interrupt_from_processor j // shootee i interrupt handler

for all processors i sharing address space

for all processors i sharing address space

TLB Shootdown Algorithm (In Hardware / HAL)

Copyright © William C. Cheng 🗕

