


Bill Cheng

http://merlot.usc.edu/cs402-s16



3.1 Context Switching

Threads & Coroutines

Systems Calls

Interrupts

Procedures





o i.e., things that may affect the execution of the thread

səlif nəqo 🔾 stack

- turns out the stack is complicated

o in reality, it's just the current stack frame of the current

pointer, base/frame pointer, etc.

what does the execution context include?

What's the execution context of a thread?

what we are switching and how to get back

OPU registers, including the instruction pointer, stack

The execution context of a thread is the current state of our thread

Context

= if we are going to talk about context switching, we need to know

what's below it (and the rest of the address space) is

Copyright © William C. Cheng also part of the thread's state



Tuterrupts

Systems Calls

Sərubəsor4 🗲

Threads & Coroutines

Application1

the processor

CO to oigsm edT 🔷

3.1 Context Switching

Application2

Yhat is the OS doing when an application is running?

switching happens transparently to the applications

The OS switches the processor from one application to another

each application thinks it's the only application running on

- to provide the illusion that applications run concurrently and

Context Switching

Application3

```
ry bns x ,einemugy x and y □
                      its local variables, i and result
                       any global variables, none here
                           The context of sub () includes
     variables (none here) and its local variables, i and a
The context of main () includes CPU registers, any global
           xernxu (xesnγr) :
                                             tefnru(0):
            result \star = x;
           τ<υ=τ) τ<χ; τ<λ;
                                        i = snp(a, 1);
           int result = 1;
                                                  te qur
   int sub(int x, int y) {


// computers x^y
                                                  f qur
                                             } () nism <del>jni</del>
                 Subroutines
```

Local variables and arguments are in current stack frame Global variables are in fixed location in the address space

after return from sub (), you need to restore the context you need to first save the context of main () restore the main () context and continue to execute properly? - how do you make sure that you can return from sub() and you need to prepare the context for sub() ? () dus ni eboo ent etuoexe - pow do you make sure that sub() has the right context to You are in main () and are ready to call sub () xernxu (xesnγr) : tefnru(0): x = x + 2 x; τ<υ=τ) τ<χ; τ<λ; $\dot{i} = sub(a, 1);$ int result = 1; te qur int sub(int x, int Y) { $\langle \chi \rangle$ computers $\chi^{\prime} Y$ f qur } () uiem dui Subroutines

of main() so main() can resume execution

Copyright © William C. Cheng



frame stack


saved registers


local variables

diə


dqə saved registers


local variables





Copyright © William C. Cheng





- srgs is explicitly setup by the

in the caller function by a "call" machine instruction eip is copied into the stack frame

- ebp is copied explicitly by the


the callee code registers are saved explicitly by


saved by the callee code as it turned out, for x86, some registers are designated to be


as well as initialization of these variables = space for local variables is created explicitly by the callee code


void func() { printf("I'm here.\n"); } What does the stack frame look like for the following function?


Copyright © William C. Cheng -












































































Copyright © William C. Cheng


























































































Copyright © William C. Cheng -











Oberating Systems - CSCI 402

3.1 Context Switching

Procedures

Threads & Coroutines

Slystems Calls

Interrupts

System Calls

system/kernel code and back A system call involves the transfer of control from user code to

. (Jola

Pop frame off stack (in delay

Set SP to that of target thread

thread's context). return to caller (in target

target thread.

control block.

! Push a new stack frame.

... in SPARC Assembler

Set CurrentThread to be

Save CurrentThread's SP in

window overflow. Trap into the OS to force

- depending on the OS implementation, this can view this as there is no thread switching!

restore

qs% ,[42+0p%]

[dS+0b%] 'ds%

06% ,0±%

qs% ,48- ,qs% evs

19I

рт

: waltws

a user thread change status and becomes a kernel thread

and executing operating-system code and executes in priviledged mode

o in reality, more complex than just changing status effectively, it's part of the OS

- then it changed back to a user thread

System Calls

the kernel cannot use the user-space stack because it

o in some systems, one kernel stack is shared by all threads in

System Calls

1) Trap into the kernel with all interrupt disabled and processor More details on the "trap" machine instruction

cannot trust the user process

the same user process

and one for use in kernel mode

- one for use in user mode

it switches to use its kernel-mode stack

therefore, when a thread performs a system call and

switches from user mode to kernel mode

Most systems provide threads with two stacks

mode set to kernel mode

"temporary locations" in kernel space (e.g., the interrupt stack) 2) The Hardware Abstraction Layer (HAL) save IP and SP in

- additional registers may be saved

3) HAL sets the SP to point to the kernel stack designated HAL is hardware-dependent (outside the scope of this class)

for the corresponding user process (information from PCB)

pop user IP and SP from "temporary location" and push 4) HAL sets IP to interrupt handler (written in C)

5) On return from the trap handler, disable interrupt and them onto kernel stack, then re-enable interrupt

if (trap_code == write_code)
write_handler(); Kernel Stack skscsff_handler(trap_code) { intr_handler() frame syscall_handler() frame if (intr_code == SYSCALL)
syscall_handler(); write_handler() frame intr_handler(intr_code) { Kernel User User Stack trap(write_code); write(fd, buffer, size); prog() frame bxod() { Axite() { write() frame interrupt handler will invoke trap handler "iquriətni əsavitos" to əqyt s si qsit A 🗘 System Calls

Similar sequence happens when you get hardware interrupt executes a special "return" instruction to return to user process

3.1 Context Switching

Procedures

Threads & Coroutines

Systems Calls

siqurnətni 🗲

Context Switch

you must first save your context The big idea here is that in order to perform a context switch,

therefore, you must know what constitutes the context

i to lis eave all of it

context can be stored in several places what's the minimum amount of context to save?

stack frame and the kernel stack frame) contains pointers to both the corresponding user ♦ thread control block (e.g., in a system call, the TCB

The general, it's difficult to make a "clean" context switch when switching back, you must restore the context

when you switch from context A to context B

There may be time you are in the context of both A and B

there may be time you are in neither contexts

Copyright © William C. Cheng -

Interrupting A User Thread

1) Disable interrupt and set processor mode to kernel mode Le interrupt occurs when a user thread is executing in the CPU

"temporary locations" in kernel space (e.g., the interrupt stack) 2) The Hardware Abstraction Layer (HAL) save IP and SP in

- HAL is hardware-dependent (outside the scope of this class) - additional registers may be saved

for the corresponding user process (information from PCB) 3) HAL sets the SP to point to the kernel stack designated

4) HAL sets IP to interrupt handler (written in C)

them onto kernel stack, then re-enable interrupt pop user IP and SP from "temporary location" and push

What about interrupting a kernel thread or an interrupt service

executes a special "return" instruction to return to user process 5) On return from the trap handler, disable interrupt and

98x no deat -

terminologies related to them are similar) Do not confuse interrupts with signals (even though the

Interrupts

 ${\color{blue}\circ}$ they are delivered to the user process - signals are generated by the kernel

Jqurietini elembre interrupt os ≠ lengis o

interrupts are generated by the hardware

they are delivered to the kernel

♦ they are delivered to the HAL and then the kernel

context and switch to an interrupt context When an interrupt occurs, the processor puts aside the current

interrupt context = the current context can be a thread context or another


generally resumes the original context - when the interrupt handler is finishes, the processor

trame

handler's

Interrupt

Currently Executing User Thread



Interrupt context needs a stack

there are several possibilities which stack should it use?

1) allocate a new stack each time an interrupt occurs

wole oof 💠


2) have one stack shared by all interrupt handlers


Interrupts

onot often done

3) interrupt handler could borrow a stack from the thread

ommos teom it is interrupting





Interrupts Oberating Systems - CSCI 402

done in some other context at a later time be done on a queue of some sort, then arranges for it to be interrupt handler places a description of the work that must What if an interrupt service routine takes too long to run?

1) unblock a kernel thread that's sleeping in the still need to do something in the interrupt handler

this approach is used in many systems, including Windows 2) start the next I/O opertion on the same device corresponding I/O queue

o will discuss further in Ch 5

therefore, the handler of the most recent interrupt must = since there is only one stack for all the interrupt handlers interrupt handler and resume the execution of another For approaches (2) and (3), there is no way to suspend one

Interrupts

run to completion

next-most-recent interrupt now must run to completion when it's done, the stack frame is removed, and the

once you have interrupt handlers running, a normal thread = this is a big deal!

handlers complete (no matter how important it is) cannot run until all interrupt

o if we have approach (1), then we won't have this problem as possible (and figure out a way to do the rest later)

this is why an interrupt service routine should do as little

Interrupt Mask

if an interrupt occurs while it is masked, the interrupt Interrupt can be masked, i.e., temporarily blocked

indication remains pending

once it is unmasked, the processor is interrupted

 common approaches How interrupts are masked is architecture-dependent

1) hardware register implements a *bit vector / mask*

the processor masks interrupts by setting an 2) hierarchical interrupt levels (more common)

all interrupts with the current or lower levels are masked Interrupt Priority Level (IPL) in a hardware register

the IPL to a particular value the kernel masks a class of interrupts by setting

to that of the level the interrupt belongs ♦ when an interrupt does occur, the current IPL is set

restores to previous value on handler return

if an interrupt occurs while it is masked, the interrupt Interrupt can be masked, i.e., temporarily blocked

Interrupt Mask

once it is unmasked, the processor is interrupted indication remains pending

How interrupts are masked is architecture-dependent

1) hardware register implements a bit vector / mask common approaches

o if a particular bit is set, the corresponding interrupt

class is enable (or disabled)

the kernel masks interrupts by setting bits in the

mask bit is set in the register (block other interrupts when an interrupt does occur, the corresponding

cleared when the handler returns

of the same class)


2) hierarchical interrupt levels (more common)




Copyright © William C. Cheng




3.2 Input/Output Architectures






































Controller is ready Rdy Enable interrupts 31 Op Code Operation code (identifies the operation) regend: Go Start an operation register (4 bytes) Device address register (4 bytes) Memory address Status register (1 byte) Вду Control register (1 byte) Op Code a "register" is just a memory-mapped I/O address on the bus This is the abstraction of a DMA device DMA Registers Oberating Systems - CSCI 402

Programmed I/O

F.g.: Terminal controller


Procedure (write)


write a byte into the write register

set the GoW bit (and optionally the IEW bit if you'd like to be notified via an interrupt) in the control register

poll and wait for RdyW bit (in status register) to be set (if interrupts have been enabled, an interrupt occurs when this interrupts have been enabled, an interrupt occurs when this happens)

Copyright @ William C. Cheng





```
class disk {

public:

virtual status_t med(request_t) = 0;

virtual status_t mite(request_t) = 0;

virtual status_t interrupt() = 0;

if his is a synchronous interface

a user thread would call the read/write() method

if he device driver's interrupt method is called in the interrupt

context

context

trom the read/write() method

if I/O is completed, the thread is unblocked and return

tom the read/write() method
```

how to execute machine instructions the CPU only knows about memory addresses and the CPU doesn't even know about data structures o in reality, there are no object classes and no polymorphism is what C++ code gets compiled into) = this gets compiled into an array of function pointers (which each disk driver looks like a generic disk to the OS its own implementation of these functions = each type of disk driver is a subclass of the disk class and has C++ polymorphism achieved using virtual base class virtual status_t interrupt() = 0; virtual status_t write (request_t) = 0; virtual status_t read(request_t) = 0; public: class disk { ++O ni ...

Copyright © William C. Cheng

