A 1GHz 0.56 pJ 4-bit Absolute-Value Detector for use in Neural Spike Sorting

Joani Bajlozi Sanjana Sarda




Design Summary

- A) Circuit topology: Optimized 3-bit Full Adder and 3-bit Comparator
- **⋄** B) Circuit Style: Pass-Transistor Logic and Static CMOS
- C) WHY: Moderate Area and Fast, Regular Design

Schematic	Layout size	Energy	Verification
t _{p_X0→OUT} = 286.242 ps	X= 21 μm, Y= 19.5 μm	Sch E = 564 fJ	Func: Y
t _{p_X3→OUT} = 228.465 ps	$A = 409.5 \mu m^2$	Layout E = 0.74 pJ	DRC: Y
t _p = 286.242 ps	AR = 1.078		LVS: Y


Critical Path Analysis

Block Diagram of Design



Design Optimization


Gate level critical path




- MOS detail of gates, optimizations, and sizing strategy
- Efficient logic design for 2's complement converter without a complex mirror adder structure
- Pass-transistor logic used for MUX and XOR to reduce overall circuit energy
- Output buffers used to isolate fan-in from fan-out and improve propagation delay

Functionality Check

Relevant waveforms (input to output paths)



Absolute-Value Detector Layout



Size

= 19.5 μm

Density Density: 82.7%

UCLA **ECE115C - Spring 2020**

Discussion

Three most important features of your design

- Efficient Logic Structure with reduced fan-in for reduced layout area and improved propagation delay
- Isolated Fan-in from Fan-out through the use of Output Buffers
- Usage of pass-transistor logic for reduced power consumption

Given another chance, 3 things you would do different

- Improve propagation delay by further sizing analysis
- Optimize critical path by analyzing transistor ordering
- Improve layout design for reduced area and optimized critical path traversal