|  |
| --- |
| Department of computer science & Engineering  University of Nebraska—Lincoln |
| Processor Building |
| Computer Organization Project |
|  |
| **Conner Bell, Joshua Belen, Peyton Owens** |
| **11/8/2017** |

|  |
| --- |
| This document will detail the building a processor and the group interactions that occur during that time |

Contents

[1. Introduction 2](#_Toc498277574)

[1.1 Purpose of this Document 2](#_Toc498277575)

[1.2 Definitions, Acronyms, Abbreviations 2](#_Toc498277576)

[1.2.1 Definitions 2](#_Toc498277577)

[1.2.2 Abbreviations & Acronyms 2](#_Toc498277578)

[2. Component Description 3](#_Toc498277579)

[2.1 Current capabilities 3](#_Toc498277580)

[2.2 Speed overview 3](#_Toc498277581)

[2.2.1 Speed Testing Strategy 3](#_Toc498277582)

[2.3 Componentry 3](#_Toc498277583)

[3 Group Experience 3](#_Toc498277584)

[3.1 Phase II 3](#_Toc498277585)

[3.2 Phase III 4](#_Toc498277586)

# Introduction

This document will describe our group experience in building a processor from scratch and will include all the componentry contained within, how fast it operates at each point of the project, and its current capabilities of the processor.

## Purpose of this Document

This project is intended for us to learn the inner workings of a processor and how they function and interact with each other as we learn how to build a processor from scratch.

## Definitions, Acronyms, Abbreviations

### Definitions

Arithmetic logic unit – a circuit used to perform arithmetic and logic operations.

Clock – the number of pulses per second that set the speed for the processor the standard unit measurements are MHz (Megahertz, millions of pulses per second) or GHz (Gigahertz, billions of pulses per second).

Decoder – A device that takes a specified number of inputs and outputs multiple unique outputs for each input.

Instruction Register – holds the instruction that is currently being operated.

Multiplexer – A device that selects one of several inputs and forwards that to a single output.

### Abbreviations & Acronyms

addi – an assembly command that adds a specified value and a value in a register and stores that result in another register

ALU – Arithmetic logic unit

b – branch to the location specified following this command

bal – branch and link, it’s an assembly command stores address of next instruction in 1st operator and then jumps to the address in the 2nd operator.

cmp – an assembly command that performs a comparison between two arguments by signed subtraction of 2ndarg – 1starg

IR – Instruction Register

jr – jump register

lw – load word

Mux – Multiplexer

PS – Program Status

sw – store word

xor – Exclusive or

# Component Description

The following section will entail the components contained within the processor at each point, the speed overview of the processor at each point, and the current capabilities of the processor at each point in the project

## Current capabilities

The current capabilities of the processor in phase III are that it can currently operate the following instructions; jr, cmp, lw, sw, addi, b, bal, and the previous five r-type instructions.

## Speed overview

During phase III of the project the observed clock speed of the processor is around 5 GHz. There is a miniscule drop since phase II.

### Speed Testing Strategy

We tested our speed by using the model sim program. We first loaded a .do file containing varied test cases into the program and from there calculated the time required to operate.

## Componentry

The componentry added during phase III into the processor is the following items. The control unit has the new instructions added to it and adjustments were made accordingly, the Immediate block has some changes and several mux’s and registers have been added as well. Additionally, the Main memory has been added to the system as well.

# Group Experience

The following will detail the experiences that the group has encountered during each phase of the project.

## Phase III

During phase III the one of the obstacles that we tackled was the adjustments that needed to be made to the existing componentry, such as adding instructions to the control unit and adjusting how several of the mux’s and registers work. The Main memory had its own difficulties with making the memory work correctly, which over several tests we managed to iron out the problems and everything managed to work correctly in that area. From there the integration of main memory to the rest of the processor proceeded along at with minor hiccups and errors that were ironed out as we continued to test the system making sure to iron out errors at every test and fix any newly occurring ones as we went along.