## Judah Ben-Eliezer

112352727 11/10//2020

## Prelab 10:

Timer/Counter TCA0 Overflow Interrupt

```
1
 2 AVRASM ver. 2.2.7 E:\ESE 280\$MyDocuments$\Atmel Studio\7.0\lab 10
                                                                                     P
     \intr_driven_bit_toggle\intr_driven_bit_toggle\main.asm Tue Nov 10 18:21:32
     2020
 4 E:\ESE_280\$MyDocuments$\Atmel Studio\7.0\lab_10\intr_driven_bit_toggle
     \intr_driven_bit_toggle\main.asm(9): Including file 'C:/Program Files (x86)
     \Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m4809def.inc'
 5 E:\ESE_280\$MyDocuments$\Atmel Studio\7.0\lab_10\intr_driven_bit_toggle
                                                                                     P
     \intr_driven_bit_toggle\main.asm(9): Including file 'C:/Program Files (x86)
                                                                                     P
     \Atmel\Studio\7.0\Packs\atmel\ATmega DFP\1.3.300\avrasm\inc\m4809def.inc'
 6
 7
 8
                                     ; intr_driven_bit_toggle.asm
9
                                     ; Created: 11/10/2020 4:50:58 PM
10
11
                                     ; Author : Judah Ben-Eliezer
12
13
14
                                     .list
15
16
17
                                     .equ PERIOD_EXAMPLE_VALUE = 325
                                                                       ;40.06 →
                        Hz
18
19
                                     reset:
20 000000 940c 0010
                                        jmp start
21
22
                                     .org TCA0_OVF_vect
23 00000e 940c 0023
                                        jmp toggle pin ISR
24
25
                                     start:
26 000010 9a81
                                         sbi VPORTE DIR, 1
27
28
                                        ;configure TCA0
29 000011 e000
                                        ldi r16, TCA SINGLE WGMODE NORMAL gc
     ;WGMODE normal
30 000012 9300 0a01
                                        sts TCA0_SINGLE_CTRLB, r16
31
32
                                        ;enable overflow interrupt
33 000014 e001
                                        ldi r16, TCA_SINGLE_OVF_bm
34 000015 9300 0a0a
                                        sts TCA0 SINGLE INTCTRL, r16
35
36
                                        ;load period low byte then high byte
37 000017 e405
                                        ldi r16, LOW(PERIOD_EXAMPLE_VALUE)
38 000018 9300 0a26
                                        sts TCA0 SINGLE PER, r16
                                        ldi r16, HIGH(PERIOD EXAMPLE VALUE)
39 00001a e001
40 00001b 9300 0a27
                                        sts TCA0_SINGLE_PER + 1, r16
41
```

```
;set clock and start timer
42
43 00001d e00d
                                      ldi r16, TCA_SINGLE_CLKSEL_DIV256_gc
    TCA_SINGLE_ENABLE_bm
44 00001e 9300 0a00
                                      sts TCA0_SINGLE_CTRLA, r16
46 000020 9478
                                      sei
                                            ;enable global interrupts
47
48
                                   main_loop:
49 000021 0000
                                      nop
50 000022 cffe
                                      rjmp main_loop
51
52
                                   toggle pin ISR:
53 000023 930f
                                      push r16
54 000024 b70f
                                      in r16, CPU_SREG
55 000025 930f
                                      push r16
56 000026 931f
                                      push r17
57
58 000027 e012
                                      ldi r17, $02 ;toggle PE1
59 000028 b301
                                      in r16, VPORTE_OUT
60 000029 2701
                                      eor r16, r17
                                      out VPORTE OUT, r16
61 00002a bb01
62
63 00002b e001
                                      ldi r16, TCA_SINGLE_OVF_bm ; clear OVF flag
64 00002c 9300 0a0b
                                      sts TCA0 SINGLE INTFLAGS, r16
65
66 00002e 911f
                                      pop r17
67 00002f 910f
                                      pop r16
68 000030 bf0f
                                      out CPU_SREG, r16
69 000031 910f
                                      pop r16
70
71
72
73 RESOURCE USE INFORMATION
75
76 Notice:
77 The register and instruction counts are symbol table hit counts,
78 and hence implicitly used resources are not counted, eg, the
79 'lpm' instruction without operands implicitly uses r0 and z,
80 none of which are counted.
81
82 x,y,z are separate entities in the symbol table and are
83 counted separately from r26..r31 here.
85 .dseg memory usage only counts static data declared with .byte
87 "ATmega4809" register use summary:
88 x : 0 y : 0 z : 0 r0 : 0 r1 : 0 r2 : 0 r3 :
                                                              0 r4:
89 r5 : 0 r6 : 0 r7 : 0 r8 : 0 r9 : 0 r10: 0 r11:
                                                              0 r12:
```

```
...e\intr_driven_bit_toggle\Debug\intr_driven_bit_toggle.lss
                                                                    3
 90 r13:
         0 r14:
                0 r15:
                       0 r16: 21 r17: 4 r18: 0 r19:
                                                    0 r20:
91 r21:
         0 r22:
                0 r23:
                       0 r24: 0 r25: 0 r26: 0 r27: 0 r28:
                                                           0
92 r29:
         0 r30:
                0 r31:
                       0
93 Registers used: 2 out of 35 (5.7%)
95 "ATmega4809" instruction use summary:
96 .lds :
           0 .sts :
                     0 adc :
                               0 add :
                                        0 adiw :
                                                  0 and
97 andi : 0 asr :
                     0 bclr :
                              0 bld : 0 brbc :
                                                  0 brbs :
98 brcc : 0 brcs :
                    0 break :
                              0 breq :
                                        0 brge :
                                                  0 brhc :
99 brhs : 0 brid : 0 brie : 0 brlo :
                                        0 brlt :
                                                  0 brmi :
100 brne : 0 brpl :
                    0 brsh :
                              0 brtc :
                                        0 brts :
                                                  0 brvc :
                                        0 cbi
101 brvs : 0 bset : 0 bst : 0 call :
                                                  0 cbr
102 clc : 0 clh
                : 0 cli : 0 cln
                                    : 0 clr
                                                  0 cls
103 clt : 0 clv : 0 clz : 0 com : 0 cp
                                                  0 срс
                                                  1 fmul :
104 cpi : 0 cpse : 0 dec : 0 des : 0 eor
105 fmuls: 0 fmulsu:
                    0 icall : 0 ijmp :
                                        0 in
                                                  2 inc
                                                           0
106 jmp
       : 2 ld
                : 0 ldd
                          : 0 ldi
                                    : 7 lds
                                                  0 lpm
       : 0 lsr
107 lsl
                          : 0 movw :
                                       0 mul
                                                  0 muls :
                  : 0 mov
                                        0 ori
108 mulsu: 0 neg
                : 0 nop
                          : 1 or :
                                                  0 out :
109 pop
       : 3 push :
                    3 rcall : 0 ret
                                        0 reti :
                                                  1 rjmp :
        : 0 ror
110 rol
                    0 sbc
                              0 sbci :
                                        0 sbi
                                                  1 sbic :
                  :
                          :
                                               :
111 sbis : 0 sbiw : 0 sbr
                                        0 sbrs :
                          .
                              0 sbrc :
                                                  0 sec
                                                           0
112 seh
        : 0 sei
                     1 sen
                          :
                               0 ser
                                    :
                                        0 ses
                                                  0 set
                 :
113 sev : 0 sez :
                     0 sleep :
                               0 spm :
                                        0 st
                                                  0 std :
                              0 swap :
114 sts : 6 sub :
                     0 subi :
                                        0 tst :
                                                  0 wdr :
115
116 Instructions used: 13 out of 114 (11.4%)
117
118 "ATmega4809" memory use summary [bytes]:
119 Segment Begin End Code Data Used Size Use%
120 -----
                          78
                                      78
121 [.cseg] 0x000000 0x000066
                                0
                                          49152
                                                 0.2%
                          0
122 [.dseg] 0x002800 0x002800
                                 0
                                      0
                                          6144
                                                 0.0%
123 [.eseg] 0x000000 0x000000
                                            256
                                                 0.0%
                                  0
                                       0
```

124

126

125 Assembly complete, 0 errors, 0 warnings

```
1
 2 AVRASM ver. 2.2.7 E:\ESE 280\$MyDocuments$\Atmel Studio\7.0\lab 10
                                                                                     P
     \bcd_to_hex_mux_intr\bcd_to_hex_mux_intr\main.asm Tue Nov 10 18:42:51 2020
3
4 E:\ESE_280\$MyDocuments$\Atmel Studio\7.0\lab_10\bcd_to_hex_mux_intr
     \bcd_to_hex_mux_intr\main.asm(37): Including file 'C:/Program Files (x86)
     \Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m4809def.inc'
 5 E:\ESE 280\$MyDocuments$\Atmel Studio\7.0\lab 10\bcd to hex mux intr
     \bcd_to_hex_mux_intr\main.asm(417): warning: Register r14 already defined by
     the .DEF directive
 6 E:\ESE 280\$MyDocuments$\Atmel Studio\7.0\lab 10\bcd to hex mux intr
                                                                                     P
     \bcd to hex mux intr\main.asm(418): warning: Register r15 already defined by
     the .DEF directive
7 E:\ESE_280\$MyDocuments$\Atmel Studio\7.0\lab_10\bcd_to_hex_mux_intr
                                                                                     P
     \bcd_to_hex_mux_intr\main.asm(37): Including file 'C:/Program Files (x86)
     \Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m4809def.inc'
8
9
                                     * ز
10
11
                                     ;* Title: bcd to hex mux intr
12
                                     ;* Author: Judah Ben-Eliezer
13
                                     ;* Version:
                                                   1.0
14
                                     ;* Last updated: 11/10/2020
15
                                     ;* Target:
                                                       ;ATmega4809 @3.3MHz
16
                                     ;* DESCRIPTION
17
                                     ;* This program polls the flag associated with ➤
18
                         pushbutton 1. This flag is
19
                                     ;* connected to PEO. If the flag is set, the
                        contents of the array bcd entries
20
                                     ;* is shifted left and the BCD digit set on
                        the least significant 4 bits of
21
                                     ;* PORTA_IN are stored in the least
                                                                                     P
                        significant byte of the bcd_entries array.
22
                                     ;* Then the corresponding segment values for
                        each digit in the bcd entries
23
                                     ;* display are written into the led_display.
                        Note: entry of a non-BCD value
24
                                     ;* is ignored.
25
                                     ;* This program also continually multiplexes
26
                        the display so that the digits
                                    ;* entered are constantly seen on the display. >
27
                         Before any digits are entered
                                     ;* the display displays 0000.
28
29
30
                                     ;* This program also polls the flag associated ➤
                         with pushbutton 2. This flag
                                     ;* is connected to PE2. If the flag is set,
31
```

```
71 000050 e0a0
                                       ldi XL, LOW(bcd_entries)
72 000051 e2d8
                                       ldi YH, HIGH(led display)
73 000052 e0c4
                                       ldi YL, LOW(led_display)
74 000053 9500
                                       com r16
75 000054 930d
                                       st X+, r16
 76 000055 930d
                                       st X+, r16
77 000056 930d
                                       st X+, r16
78 000057 930c
                                       st X, r16
79 000058 e0a0
                                       ldi XL, LOW(bcd_entries)
 80
 81
                                       ;Configure interrupts
 82 000059 9100 0490
                                       lds r16, PORTE PINOCTRL ; set ISC for PE0 to >
      pos. edge
 83 00005b 6002
                                       ori r16, 0x02 ;set ISC for rising
                                                                                 7
     edge
 84 00005c 9300 0490
                                       sts PORTE_PINOCTRL, r16
 86 00005e 9100 0492
                                       lds r16, PORTE PIN2CTRL ;set ISC for PE2 to >
     pos. edge
                                       ori r16, 0x02
 87 000060 6002
                                                          ;set ISC for rising >
     edge
 88 000061 9300 0492
                                       sts PORTE_PIN2CTRL, r16
 89
90
                                       ;configure TCA0
                                       ldi r16, TCA_SINGLE_WGMODE_NORMAL_gc
 91 000063 e000
    ;WGMODE normal
 92 000064 9300 0a01
                                       sts TCA0 SINGLE CTRLB, r16
 93
94
                                       ;enable overflow interrupt
                                       ldi r16, TCA SINGLE OVF bm
95 000066 e001
96 000067 9300 0a0a
                                       sts TCA0_SINGLE_INTCTRL, r16
97
98
                                       ;load period low byte then high byte
99 000069 e405
                                       ldi r16, LOW(PERIOD EXAMPLE VALUE)
100 00006a 9300 0a26
                                       sts TCA0 SINGLE PER, r16
101 00006c e001
                                       ldi r16, HIGH(PERIOD EXAMPLE VALUE)
102 00006d 9300 0a27
                                       sts TCA0_SINGLE_PER + 1, r16
103
                                       ;set clock and start timer
104
105 00006f e00d
                                       ldi r16, TCA_SINGLE_CLKSEL_DIV256_gc
     TCA SINGLE ENABLE bm
106 000070 9300 0a00
                                       sts TCA0 SINGLE CTRLA, r16
107
108 000072 9100 0a0a
                                       lds r16, TCA0_SPLIT_INTCTRL
109 000074 6001
                                       ori r16, 0x01
110 000075 9300 0a0a
                                       sts TCA0 SPLIT INTCTRL, r16
111
112 000077 9478
                                                 ;enable global interrupts
                                      sei
113
```

```
154 000094 9518
                                         reti
155
156
                                     pb1_sub:
157 000095 d045
                                        rcall reverse_bits
158 000096 301a
                                        cpi r17, $0A
159 000097 f430
                                        brsh non bcd
160 000098 d048
                                        rcall shift_bcd_entries
161 000099 d050
                                        rcall bcd to led
162 00009a e001
                                        ldi r16, PORT_INT0_bm
                                                                ;clear IRQ flag for →
       PE0
163 00009b 9300 0489
                                        sts PORTE INTFLAGS, r16
164 00009d 9508
165
166
                                     non bcd:
167 00009e 9518
                                        reti
168
169
                                     pb2 sub:
                                        ldi XH, HIGH(bcd entries)
170 00009f e2b8
171 0000a0 e0a0
                                        ldi XL, LOW(bcd_entries)
172 0000a1 e020
                                        ldi r18, $00
173 0000a2 911d
                                        ld r17, X+
174 0000a3 9512
                                        swap r17
175 0000a4 913d
                                        ld r19, X+
176 0000a5 2b13
                                        or r17, r19
177 0000a6 910d
                                        ld r16, X+
178 0000a7 9502
                                        swap r16
179 0000a8 913c
                                        ld r19, X
180 0000a9 2b03
                                        or r16, r19
181 0000aa d07d
                                        rcall BCD2bin16
182
183
                                        ;load_to_hex_results
184 0000ab e2b8
                                        ldi XH, HIGH(hex_results)
185 0000ac e0a9
                                        ldi XL, LOW(hex_results)
186 0000ad e030
                                        ldi r19, $00
187 0000ae 293f
                                        or r19, tbinH
188 0000af 7f30
                                        andi r19, $F0
189 0000b0 9532
                                        swap r19
190 0000b1 933d
                                        st X+, r19
191 0000b2 e030
                                        ldi r19, $00
192 0000b3 293f
                                        or r19, tbinH
193 0000b4 703f
                                        andi r19, $0F
194 0000b5 933d
                                        st X+, r19
195 0000b6 e030
                                        ldi r19, $00
196 0000b7 293e
                                        or r19, tbinL
197 0000b8 7f30
                                        andi r19, $F0
198 0000b9 9532
                                        swap r19
199 0000ba 933d
                                        st X+, r19
200 0000bb e030
                                        ldi r19, $00
                                        or r19, tbinL
201 0000bc 293e
```

;\* Number of words:

;\* Number of cycles:

245

246

8

```
...ux_intr\bcd_to_hex_mux_intr\Debug\bcd_to_hex_mux_intr.lss
247
                                   ;* Low registers modified: r16, r17, r18
248
                                   ;* High registers modified: none
249
                                   ;* Parameters: r16: byte to be reversed.
250
251
                                   ;* Returns: r16: reversed byte
252
                                   ;* Notes:
253
254
                                   *************
255
                       **********
256
                                  reverse bits:
257
258 0000db e028
                                      ldi r18, $08
259
                                  loop 8:
260 0000dc 9507
                                     ror r16
261 0000dd 1f11
                                      rol r17
262 0000de 952a
                                     dec r18
263 0000df f7e1
                                     brne loop 8
264 0000e0 9508
                                     ret
265
266
                                  shift_bcd_entries:
267 0000e1 e023
                                     ldi r18, $03
268
                                  shift_loop:
269 0000e2 e2b8
                                     ldi XH, HIGH(bcd entries)
270 0000e3 e0a0
                                     ldi XL, LOW(bcd_entries)
271 0000e4 952a
                                     dec r18
272 0000e5 0fa2
                                     add XL, r18
273 0000e6 913d
                                     ld r19, X+
274 0000e7 933c
                                     st X, r19
275 0000e8 f7c9
                                     brne shift loop
276 0000e9 9508
277
                                   *************
278
                       *********
279
                                   ;* "bcd to led" - title
280
281
282
                                   ;* Description: Converts bcd input to 7seg ➤
                       output, from bcd_entries array to led_display array
283
                                   * ز
284
                                   ;* Author:
285
                                   ;* Version:
286
                                  ;* Last updated:
287
                                  ;* Target:
                                   ;* Number of words:
288
289
                                  ;* Number of cycles:
290
                                  ;* Low registers modified:
                                   ;* High registers modified:
291
292
```

```
...ux_intr\bcd_to_hex_mux_intr\Debug\bcd_to_hex_mux_intr.lss
                                                                              8
293
                                   ;* Parameters:
294
                                   ;* Returns:
295
                                   ;* Notes:
296
297
                                  *
                                   *************
298
                       *********
299
300
                                  bcd_to_led:
                                     ldi XL, LOW(bcd_entries)
301 0000ea e0a0
302 0000eb e2b8
                                     ldi XH, HIGH(bcd entries)
303 0000ec 931c
                                     st X, r17
304 0000ed e044
                                     ldi r20, $04
305
                                  conversion loop:
306 0000ee 954a
                                     dec r20
307 0000ef e2b8
                                     ldi XH, HIGH(bcd_entries)
308 0000f0 e0a0
                                     ldi XL, LOW(bcd entries)
309 0000f1 e2d8
                                     ldi YH, HIGH(led display)
310 0000f2 e0c4
                                     ldi YL, LOW(led_display)
311 0000f3 0fa4
                                     add XL, r20
312 0000f4 0fc4
                                     add YL, r20
313 0000f5 912c
                                     ld r18, X
314 0000f6 d03d
                                     rcall hex_to_7seg
315 0000f7 8328
                                     st Y, r18
316 0000f8 3040
                                     cpi r20, $00
317 0000f9 f7a1
                                     brne conversion_loop
318 0000fa 9508
                                     ret
319
320
                                   ************
321
                       *********
322
323
                                   ;* "multiplex_display" - title
324
                                  ;* Description: outputs values from
325
                       led display array to 7 segment display on PORTD driven by
                       highest two bits of PORTC
326
                                  ;* Author: Judah Ben-Eliezer
327
328
                                   ;* Version: 1.0
329
                                  ;* Last updated: 11/10/2020
                                  ;* Target: ATmega4809
330
331
                                  ;* Number of words:
332
                                  ;* Number of cycles:
                                  ;* Low registers modified:
333
334
                                  ;* High registers modified:
335
                                  ;* Parameters:
336
                                  ;* Returns:
337
```

```
...ux_intr\bcd_to_hex_mux_intr\Debug\bcd_to_hex_mux_intr.lss
338
339
                                  ;* Notes:
340
                                   341
                       *********
342
343
                                  multiplex_display:
344 0000fb e064
                                     ldi r22, $04
345 0000fc e070
                                     ldi r23, $00
                                     sts digit_num, r23
346 0000fd 9370 2808
347
                                  loop 4:
348 0000ff e0c4
                                     ldi YL, LOW(led_display)
349 000100 9110 2808
                                     lds r17, digit_num
350 000102 9140 2808
                                     lds r20, digit num
351 000104 7013
                                     andi r17, $03
352 000105 0fc1
                                     add YL, r17
353 000106 8128
                                     ld r18, Y
354 000107 e850
                                     ldi r21, $80
355 000108 9543
                                     inc r20
356
                                  loop:
357 000109 9556
                                     lsr r21
358 00010a 954a
                                     dec r20
359 00010b f7e9
                                     brne loop
                                     lsl r21
360 00010c 0f55
361 00010d 9550
                                     com r21
362 00010e b959
                                     out VPORTC_OUT, r21
363 00010f b92d
                                     out VPORTD_OUT, r18
364 000110 9513
                                     inc r17
365 000111 9310 2808
                                     sts digit_num, r17
366 000113 956a
                                     dec r22
367 000114 f751
                                     brne loop 4
368 000115 9508
                                     ret
369
                                   *************
370
                       **********
371
                                   ;* "BCD2bin16" - BCD to 16-Bit Binary
372
                       Conversion
373
374
                                  ;* This subroutine converts a 5-digit packed
                       BCD number represented by
                                  ;* 3 bytes (fBCD2:fBCD1:fBCD0) to a 16-bit
375
                       number (tbinH:tbinL).
376
                                  ;* MSD of the 5-digit number must be placed in >
                       the lowermost nibble of fBCD2.
377
378
                                   ;* Let "abcde" denote the 5-digit number. The →
                       conversion is done by
379
                                  ;* computing the formula: 10(10(10(10a+b)+c)
```

385 ;\* Low registers used :4 (copyL,copyH,mp10L/ > tbinL,mp10H/tbinH) 386 ;\* High registers used :4

;\* Number of cycles

:108

10

P

P

P

(fBCD0, fBCD1, fBCD2, adder) 387 \*\*\*\*\*\*\*\*\*\*\*\* 388

\*\*\*\*\*\*\*\*\*

389 ;\*\*\*\*\* "mul10a"/"mul10b" Subroutine Register 390 Variables

391

392 .def copyL =r12;temporary register .def 393 copyH =r13;temporary register ;Low byte of number > 394 .def mp10L =r14

to be multiplied by 10

395 .def mp10H =r15 ;High byte of number to be multiplied by 10

396 .def adder =r19;value to add after →

multiplication

397 ;\*\*\*\* Code 398

399

384

;\*\*\*\* multiplies "mp10H:mp10L" 400 mul10a: with 10 and adds "adder" high nibble

401 000116 9532 swap adder

402 mul10b: ;\*\*\*\* multiplies "mp10H:mp10L"

with 10 and adds "adder" low nibble 403 000117 2cce mov copyL,mp10L ;make copy

404 000118 2cdf mov copyH,mp10H

lsl mp10L 405 000119 0cee ;multiply original by 2

406 00011a 1cff rol mp10H

407 00011b 0ccc 1sl copyL ;multiply copy by 2

408 00011c 1cdd rol copyH

409 00011d 0ccc 1sl copyL ;multiply copy by 2 (4)

**410** 00011e 1cdd rol copyH

**411** 00011f 0ccc 1sl copyL ;multiply copy by 2 (8)

**412** 000120 1cdd rol copyH

413 000121 0cec add mp10L,copyL ;add copy to original

**414** 000122 1cfd adc mp10H,copyH

415 000123 703f andi adder,0x0f ;mask away upper nibble → of adder

Pattern is right justified a

;\* segment pattern required to display it.

452

```
453
                                   ;* through g. Pattern uses 0s to turn segments →
                        on ON.
454
455
                                   ;* Author:
                                                                 Ken Short
456
                                   :* Version:
                                                                    1.0
457
                                   ;* Last updated:
                                                                 101620
458
                                   ;* Target:
                                                                 ATmega4809
459
                                   ;* Number of words:
                                                                     8
                                   ;* Number of cycles:
460
                                                                 13
461
                                   ;* Low registers modified:
                                                                 none
                                   ;* High registers modified:
462
                                                                 r16, r18, \triangleright
                       ZL, ZH
463
464
                                   ;* Parameters: r18: right justified hex digit, →
                        high nibble 0
                                   ;* Returns: r18: segment values a through g
                       right justified
466
                                   ;* Notes:
467
468
                                   ************
469
                       *********
470
471
                                   hex_to_7seg:
472 000134 702f
                                      andi r18, 0x0F
                                                         ;clear ms
     nibble
473 000135 e0f2
                                       ldi ZH, HIGH(hextable * 2) ;set Z to
     point to start of table
                                       ldi ZL, LOW(hextable * 2)
474 000136 e7e8
475 000137 e000
                                       ldi r16, $00
                                                                 ;add offset to >
       Z pointer
476 000138 0fe2
                                       add ZL, r18
477 000139 1ff0
                                       adc ZH, r16
478 00013a 9124
                                       lpm r18, Z
                                                                ;load byte
     from table pointed to by Z
479 00013b 9508
                                      ret
480
481
                                       ;Table of segment values to display digits >
                        0 - F
482
                                       ;!!! seven values must be added - verify >
                       all values
483 00013c 4f01
484 00013d 0612
485 00013e 244c
486 00013f 0f20
487 000140 0400
488 000141 6008
489 000142 4231
```

```
490
491
492 RESOURCE USE INFORMATION
493
   _____
494
495 Notice:
496 The register and instruction counts are symbol table hit counts,
497 and hence implicitly used resources are not counted, eg, the
   'lpm' instruction without operands implicitly uses r0 and z,
499 none of which are counted.
500
501 x,y,z are separate entities in the symbol table and are
502 counted separately from r26..r31 here.
503
504
   .dseg memory usage only counts static data declared with .byte
505
506 "ATmega4809" register use summary:
507 x : 20 y : 2 z : 1 r0 :
                                0 r1 :
                                        0 r2 :
                                                0 r3:
                                                        0 r4:
508 r5:
                                 0 r9 : 0 r10:
         0 r6 :
                 0 r7 :
                         0 r8 :
                                                0 r11:
                                                        0 r12:
509 r13: 5 r14: 9 r15: 9 r16: 59 r17: 13 r18: 33 r19: 31 r20:
510 r21:
        5 r22:
                 2 r23:
                         2 r24: 0 r25: 0 r26: 10 r27:
                                                       7 r28:
511 r29: 2 r30: 2 r31:
                         2
512 Registers used: 21 out of 35 (60.0%)
513
514 "ATmega4809" instruction use summary:
                            :
515 .lds : 0 .sts :
                      0 adc
                                 2 add
                                      : 7 adiw : 0 and :
516 andi : 12 asr :
                      0 bclr :
                                0 bld : 0 brbc : 0 brbs :
517 brcc : 1 brcs
                   .
                      0 break :
                                 0 breq :
                                           0 brge :
                                                     0 brhc
518 brhs : 0 brid : 0 brie :
                                 0 brlo :
                                           0 brlt :
                                                     0 brmi
519 brne : 5 brpl :
                     0 brsh : 1 brtc :
                                           0 brts :
                                                     0 brvc :
520 brvs : 0 bset : 0 bst
                            : 0 call :
                                          0 cbi
                                                     2 cbr
521 clc : 0 clh
                  : 0 cli : 1 cln : 0 clr
                                                     1 cls
522 clt : 0 clv
                  : 0 clz : 0 com :
                                           3 ср
                                                  :
                                                     0 срс
523 cpi : 2 cpse : 0 dec : 5 des :
                                           0 eor
                                                     0 fmul :
524 fmuls: 0 fmulsu: 0 icall: 0 ijmp:
                                           0 in
                                                     2 inc
525 jmp
       : 2 ld
                 : 7 ldd
                            : 0 ldi
                                       : 47 lds
                                                     7 lpm
                                           0 mul
526 lsl
       : 5 lsr
                   : 1 mov : 7 movw :
                                                     0 muls
527 mulsu: 0 neg
                  : 0 nop
                            :
                               1 or
                                       : 10 ori
                                                     3 out
                                                                7
528 pop
       : 4 push : 4 rcall : 16 ret
                                        : 9 reti :
                                                     3 \text{ rjmp}:
529 rol
        : 5 ror
                   .
                      1 sbc
                            :
                                0 sbci :
                                           0 sbi
                                                     0 sbic
530 sbis : 0 sbiw : 0 sbr
                            :
                                 0 sbrc :
                                           2 sbrs :
                                                     0 sec
531 seh
        : 0 sei
                      1 sen
                                 0 ser
                                       :
                                           0 ses
                                                     0 set
532 sev : 0 sez :
                      0 sleep :
                                 0 spm
                                      .
                                           0 st
                                                  : 15 std :
533 sts : 13 sub
                      0 subi :
                                 0 swap :
                                           7 tst
                                                  : 0 wdr :
534
535 Instructions used: 39 out of 114 (34.2%)
536
537 "ATmega4809" memory use summary [bytes]:
538 Segment Begin End
                        Code Data
                                        Used Size Use%
```