


ESE 345 Computer Architecture


Designing a Multicycle Processor Datapath and Control

Abstract View of a Single Cycle Processor




Single Cycle Implementation

- Calculate cycle time assuming negligible delays except:
 - memory,
ALU and adders,
register file access



Worst Case Timing (Load)




Where We are Headed

- Single Cycle Problems:
 - what if we had a more complicated instruction like floating point?
- One Solution:
 - use a “smaller” cycle time
 - have different instructions take different numbers of cycles
 - a “multicycle” datapath:


Reducing Cycle Time

- Cut combinational dependency graph and insert register / latch
- Do same work in two fast cycles, rather than one slow one
- May be able to remove some components for some instructions!




Basic Limits on Cycle Time

- Next address logic
 - $PC \leq \text{branch} ? PC + \text{offset} : PC + 4$
- Instruction Fetch
 - $\text{InstructionReg} \leq \text{Mem}[PC]$
- Register Access
 - $A \leq R[\text{rs}]$
- ALU operation
 - $R \leq A + B$



Partitioning the CPI=1 Datapath


- Add registers between smallest steps



- Place enables on all registers

Multicycle Approach 1/2

- Break up the instructions into steps, each step takes a cycle
 - balance the amount of work to be done
 - restrict each cycle to use only one major functional unit
- At the end of a cycle
 - store values for use in later cycles (easiest thing to do)
 - introduce additional “internal” registers



Multicycle Approach 2/2

- We will be reusing functional units
 - ALU used to compute address and to increment PC
 - Memory used for instruction and data
- Our control signals will not be determined directly by instruction
 - e.g., what should the ALU do for a “subtract” instruction?
- We’ll use a finite state machine for control

Recall: Step-by-step Processor Design

Step 1: ISA => Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components => Datapath

Step 4: Datapath + Logical RTs => Physical RTs

Step 5: Physical RTs => Control

Instructions from ISA Perspective

- Consider each instruction from perspective of ISA (at the logical register-transfer level).
- Example:
 - The add instruction changes a register.
 - Register specified by bits 15:11 of instruction.
 - Instruction specified by the PC.
 - New value is the sum (“op”) of two registers.
 - Registers specified by bits 25:21 and 20:16 of the instruction
$$\text{Reg}[\text{Memory}[\text{PC}][15:11]] \leftarrow \text{Reg}[\text{Memory}[\text{PC}][25:21]] \text{ op } \text{Reg}[\text{Memory}[\text{PC}][20:16]]$$
 - In order to accomplish this we must break up the instruction.

Breaking Down an Instruction

- ISA definition of arithmetic:


$$\text{Reg}[\text{Memory}[\text{PC}][15:11]] \leftarrow \text{Reg}[\text{Memory}[\text{PC}][25:21]] \text{ op } \text{Reg}[\text{Memory}[\text{PC}][20:16]]$$

- Could break down to:
 - $\text{IR} \leftarrow \text{Memory}[\text{PC}]$
 - $\text{A} \leftarrow \text{Reg}[\text{IR}[25:21]]$
 - $\text{B} \leftarrow \text{Reg}[\text{IR}[20:16]]$
 - $\text{ALUOut} \leftarrow \text{A op B}$
 - $\text{Reg}[\text{IR}[15:11]] \leftarrow \text{ALUOut}$
- And do not forget an important part of the definition of arithmetic!
 - $\text{PC} \leftarrow \text{PC} + 4$

Idea Behind a Multicycle Approach

- We define each instruction from the ISA perspective (logical RTL)
- Break it down into steps following our rule that data flows through at most one major functional unit (e.g., balance work across steps)
- Introduce new registers as needed (e.g, A, B, ALUOut, MDR, etc.)
- Finally try and pack as much work into each step
(avoid unnecessary cycles)
while also trying to share steps where possible
(minimizes control, helps to simplify solution)
- Result: Our multicycle Implementation!

Multicycle Processor



Five Execution Steps

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Step 1: Instruction Fetch

- Use PC to get instruction and put it in the Instruction Register.
- Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using RTL "Register-Transfer Language"

IR \leftarrow Memory[PC];
PC \leftarrow PC + 4;

What is the advantage of updating the PC now?

Step 2: Instruction Decode and Register Fetch

- Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch
- (Physical) RTL:

$A \leq \text{Reg}[\text{IR}[25:21]];$

$B \leq \text{Reg}[\text{IR}[20:16]];$

$\text{ALUOut} \leq \text{PC} + (\text{sign-extend}(\text{IR}[15:0]) \ll 2);$

- We aren't setting any control lines based on the instruction type
(we are busy "decoding" it in our control logic)

Step 3 (Instruction Dependent)

- ALU is performing one of three functions, based on instruction type

- Memory Reference:

$ALUOut \leq A + \text{sign-extend}(IR[15:0]);$

- R-type:

$ALUOut \leq A \text{ op } B;$

- Branch:

$\text{if } (A == B) \text{ PC} \leq ALUOut;$

Step 4 (R-type or Memory-Access) and Write-Back Step 5

- **Step 4**
- Loads and stores access memory

MDR \leq Memory[ALUOut];
or
Memory[ALUOut] \leq B;

- R-type instructions finish

Reg[IR[15:11]] \leq ALUOut;

The write actually takes place at the end of the cycle on the edge

- **Write-back step 5**

- Reg[IR[20:16]] \leq MDR;

Which instruction needs this?

Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR \leftarrow \text{Memory}[PC]$ $PC \leftarrow PC + 4$			
Instruction decode/register fetch	$A \leftarrow \text{Reg}[IR[25:21]]$ $B \leftarrow \text{Reg}[IR[20:16]]$ $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + \text{sign-extend}(IR[15:0])$	If $(A == B)$ $PC \leftarrow ALUOut$	$PC \leftarrow \{PC[31:28], (IR[25:0]), 2'b00\}$
Memory access or R-type completion	$\text{Reg}[IR[15:11]] \leftarrow ALUOut$	Load: $MDR \leftarrow \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] \leftarrow B$		
Memory read completion		Load: $\text{Reg}[IR[20:16]] \leftarrow MDR$		

Simple Questions

- How many cycles will it take to execute this code?

```
lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label
add $t5, $t2, $t3
sw $t5, 8($t3)
```

#assume not taken

Label: ...

- What is going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 takes place?


Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	IR \leftarrow Memory[PC] PC \leftarrow PC + 4			
Instruction decode/register fetch	A \leftarrow Reg [IR[25:21]] B \leftarrow Reg [IR[20:16]] ALUOut \leftarrow PC + (sign-extend (IR[15:0]) \ll 2)			
Execution, address computation, branch/jump completion	ALUOut \leftarrow A op B	ALUOut \leftarrow A + sign-extend (IR[15:0])	If (A == B) PC \leftarrow ALUOut	PC \leftarrow {PC [31:28], (IR[25:0]), 2'b00}
Memory access or R-type completion	Reg [IR[15:11]] \leftarrow ALUOut	Load: MDR \leftarrow Memory[ALUOut] or Store: Memory [ALUOut] \leftarrow B		
Memory read completion		Load: Reg[IR[20:16]] \leftarrow MDR		

Implementing the Control for a Multicycle Processor

- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Use the information we've accumulated to specify a finite state machine
 - specify the finite state machine graphically, or
 - use microprogramming
- Implementation can be derived from specification

Review: Finite State Machines

- Finite state machines:
 - a set of states and
 - next state function (determined by current state and the input)
 - output function (determined by current state and possibly input)



- We'll use a Moore machine for the output function
 - output based only on current state


Multicycle Processor

State 0 (IF & PC+4)

- $lorD = 0$
- $MemRead = 1$
- $IRWrite = 1$
- $ALUSrcA = 0$
- $ALUSrcB = 01$
- $ALUOp = 00(\text{add})$
- $PCSource = 00$
- $PCWrite = 1$


State 1 (IDcd+RF)

- $ALUSrcA = 0$
- $ALUSrcB = 11$
- $ALUOp = 00(\text{add})$



Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR \leftarrow Memory[PC]$ $PC \leftarrow PC + 4$			
Instruction decode/register fetch	$A \leftarrow Reg[IR[25:21]]$ $B \leftarrow Reg[IR[20:16]]$ $ALUOut \leftarrow PC + (sign_extend(IR[15:0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + sign_extend(IR[15:0])$	If $(A == B)$ $PC \leftarrow ALUOut$	$PC \leftarrow \{PC[31:28], (IR[25:0], 2'b00)\}$
Memory access or R-type completion	$Reg[IR[15:11]] \leftarrow ALUOut$	Load: $MDR \leftarrow Memory[ALUOut]$ or Store: $Memory[ALUOut] \leftarrow B$		
Memory read completion		Load: $Reg[IR[20:16]] \leftarrow MDR$		

State 2 (op=Lw/Sw)



Designing a multicycle processor

Multicycle Processor

State 6 (op=R-type)

From State 1


ALUSrcA=1
ALUSrcB=00
ALUOp=func

State 7

(Write
ALUdata to
Reg[Rd])

MemtoReg=0
RegDst=1
RegWr=1

To State 0




Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	IR ← Memory[PC] PC ← PC + 4			
Instruction decode/register fetch	A ← Reg [IR[25:21]] B ← Reg [IR[20:16]] ALUOut ← PC + (sign-extend (IR[15:0]) << 2)			
Execution, address computation, branch/jump completion	ALUOut ← A op B	ALUOut ← A + sign-extend (IR[15:0])	If (A == B) PC ← ALUOut	PC ← {PC [31:28], (IR[25:0]), 2'b00}
Memory access or R-type completion	Reg [IR[15:11]] ← ALUOut	Load: MDR ← Memory[ALUOut] or Store: Memory [ALUOut] ← B		
Memory read completion		Load: Reg[IR[20:16]] ← MDR		

State 8 (op=BEQ)

**From
State 1**

- ALUSrcA=1
- ALUSrcB=00
- ALUOp=01(sub)
- PCSource=01
- PCWriteCond=1

To State 0




Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR \leftarrow Memory[PC]$ $PC \leftarrow PC + 4$			
Instruction decode/register fetch	$A \leftarrow Reg[IR[25:21]]$ $B \leftarrow Reg[IR[20:16]]$ $ALUOut \leftarrow PC + (sign\text{-}extend(IR[15:0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + sign\text{-}extend(IR[15:0])$	$If (A == B)$ $PC \leftarrow ALUOut$	$PC \leftarrow [PC[31:28], (IR[25:0], 2'b00)]$
Memory access or R-type completion	$Reg[IR[15:11]] \leftarrow ALUOut$	Load: $MDR \leftarrow Memory[ALUOut]$ or Store: $Memory[ALUOut] \leftarrow B$		
Memory read completion		Load: $Reg[IR[20:16]] \leftarrow MDR$		


Multicycle Processor

State 9 (op=J)

From State 1




To State 0



Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	IR ← Memory[PC] PC ← PC + 4			
Instruction decode/register fetch	A ← Reg [IR[25:21]] B ← Reg [IR[20:16]] ALUOut ← PC + (sign-extend (IR[15:0]) << 2)			
Execution, address computation, branch/jump completion	ALUOut ← A op B	ALUOut ← A + sign-extend (IR[15:0])	If (A == B) PC ← ALUOut	PC ← {PC [31:28], (IR[25:0]), 2'b00}
Memory access or R-type completion	Reg [IR[15:11]] ← ALUOut	Load: MDR ← Memory[ALUOut] or Store: Memory [ALUOut] ← B		
Memory read completion		Load: Reg[IR[20:16]] ← MDR		

Graphical Specification of FSM

- Note:
 - don't care if not mentioned
 - asserted if name only
 - otherwise exact value
- How many state bits will we need?



Summary

- If we understand the instructions...
 - We can build a simple processor!
- If instructions take different amounts of time, multi-cycle is better
- Datapath implemented using:
 - Combinational logic for arithmetic
 - State holding elements to remember bits
- Control implemented using:
 - Combinational logic for single-cycle implementation
 - Finite state machine for multi-cycle implementation

Acknowledgements

- These slides contain material developed and copyright by:
 - Morgan Kauffmann (Elsevier, Inc.)
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)